DLC9 Search Results

DLC9 Price and Stock

Filter by Manufacturer

Select Manufacturer


Harris Semiconductor HC3-5504DLC-9 IC Subscriber Line Interface Concept (SLIC) 2-Wire, 4-Wire 1 CRCT -42V, 4.75V, 10.8V - -58V, 5.25V, 13.2V 24-DIP
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
Rochester Electronics	HC3-5504DLC-9		290		1	1 - 10 - 100 $8.47 1000 $7.58 10000 $7.14	Buy Now
Anhui Golden Vision Optoelectronic Technology DLC9632CFNG Electronic Component
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
ComSIT USA	DLC9632CFNG		6,695			1 - 10 - 100 - 1000 - 10000 -	Get Quote

DLC9 Datasheets Context Search

Catalog Datasheet	Type	Document Tags	PDF
Contextual Info: User's Guide SLOU260F – April 2009 – Revised January 2012 TSW1250EVM: High-Speed LVDS Deserializer and Analysis System 1 2 3 4 5 6 7 Contents Introduction . 2	Original	slou260f tsw1250evm	PDF
Numonyx StrataFlash JS28F256P30 Abstract: JS28F256P30 28f256p30 Numonyx 28f256p30 JS28F256P30T NUMONYX xilinx bpi 28F256P Numonyx P30 XAPP973 Numonyx Contextual Info: Application Note: Virtex-5 FPGAs R XAPP973 v1.4 March 8, 2010 Summary Indirect Programming of BPI PROMs with Virtex-5 FPGAs Author: Stephanie Tapp Virtex -5 FPGAs and ISE® software support configuration from and programming of industrystandard, parallel NOR flash memory (BPI PROMs). Industry standard BPI PROMs are an	Original	xapp973 numonyx strataflash js28f256p30 js28f256p30 28f256p30 +6numonyx 28f256p30 js28f256p30t numonyx xilinx bpi 28f256p numonyx p30 numonyx	PDF
vhdl code for loop filter of digital PLL Abstract: vhdl code for All Digital PLL vhdl code for phase frequency detector vhdl code for 16 prbs generator vhdl code for DCO prbs generator using vhdl vhdl code for loop filter of digital PLL spartan E1 pdh vhdl vhdl code for phase frequency detector for FPGA XAPP868 Contextual Info: Application Note: Virtex and Spartan FPGA Families Clock Data Recovery Design Techniques for E1/T1 Based on Direct Digital Synthesis R XAPP868 v1.0 January 29, 2008 Summary Author: Paolo Novellini and Giovanni Guasti Low data rates (less than 10 Mb/s) in a telecommunications environment can be terminated	Original	xapp868 vhdl code for loop filter of digital pll vhdl code for all digital pll vhdl code for phase frequency detector +6vhdl code for 16 prbs generator vhdl code for dco prbs generator using vhdl vhdl code for loop filter of digital pll spartan e1 pdh vhdl vhdl code for phase frequency detector for fpga	PDF
dlc9lp Abstract: xilinx dlc9g dlc10 dlc9G xilinx platform cable usb platform cable dlc10 ug344 Xilinx usb cable dlc9G Xilinx ISE Design Suite 9.2i xilinx USB cable Contextual Info: USB Cable Installation Guide UG344 v2.0.1 February 17, 2009 R R Xilinx is disclosing this Document and Intellectual Property (hereinafter “the Design”) to you for use in the development of designs to operate on, or interface with Xilinx FPGAs. Except as stated herein, none of the Design may be copied, reproduced, distributed, republished,	Original	ug344 dlc9lp xilinx dlc9g dlc10 +6dlc9g xilinx platform cable usb platform cable dlc10 xilinx usb cable dlc9g xilinx ise design suite 9.2i xilinx usb cable	PDF
data circuit schematics satellite connector Abstract: rj11 pinout to 3.5mm AMBE-2020 AMBE-2000 pcm3500 AMBE2000 JTAG msp430 AMBE software block convolutional interleaving RJ11 to 3.5mm jack adapter Contextual Info: Digital Voice Systems, Inc. The Speech Compression Specialists AMBE-20x0 -HDK Development Board Version 2.3 07, September User’s Manual Preliminary AMBE-20x0™-HDK Development Board User’s Manual Version 2.3 07, September  Copyright, 2007 Digital Voice Systems, Inc	Original	ambe-20x0tm-hdk msp430 rs-232 data circuit schematics satellite connector +9rj11 pinout to 3.5mm ambe-2020 ambe-2000 pcm3500 ambe2000 jtag msp430 ambe software block convolutional interleaving rj11 to 3.5mm jack adapter	PDF
vhdl code for 8 bit barrel shifter Abstract: verilog code for barrel shifter vhdl code for 16 prbs generator vhdl code for loop filter of digital PLL ML523 vhdl code for 4 bit barrel shifter 8 bit barrel shifter vhdl code vhdl code for phase frequency detector verilog code of parallel prbs pattern generator prbs pattern generator using vhdl Contextual Info: Application Note: Virtex-5 FPGAs Dynamically Programmable DRU for High-Speed Serial I/O XAPP875 v1.1 January 13, 2010 Summary Author: Paolo Novellini and Giovanni Guasti Multi-service optical networks today require the availability of transceivers that can operate	Original	xapp875 vhdl code for 8 bit barrel shifter verilog code for barrel shifter vhdl code for 16 prbs generator +7vhdl code for loop filter of digital pll ml523 vhdl code for 4 bit barrel shifter 8 bit barrel shifter vhdl code vhdl code for phase frequency detector verilog code of parallel prbs pattern generator prbs pattern generator using vhdl	PDF
Numonyx StrataFlash JS28F256P30 Abstract: JS28F256P30 28f256p30 intel 28f256p30 JS28F256P30T NUMONYX xilinx bpi 28F256P XAPP973 Numonyx 28f256p30 JS28F256P Contextual Info: Application Note: Virtex-5 FPGAs R XAPP973 v1.3 March 4, 2009 Summary Indirect Programming of BPI PROMs with Virtex-5 FPGAs Author: Stephanie Tapp Virtex -5 FPGAs and ISE® software support configuration from and programming of industrystandard, parallel NOR flash memory (BPI PROMs). Industry standard BPI PROMs are an	Original	xapp973 numonyx strataflash js28f256p30 js28f256p30 28f256p30 +6intel 28f256p30 js28f256p30t numonyx xilinx bpi 28f256p numonyx 28f256p30 js28f256p	PDF
verilog code for barrel shifter Abstract: vhdl code for 8 bit barrel shifter vhdl code for 4 bit barrel shifter vhdl code Pseudorandom Streams Generator XAPP875 vhdl code for 16 prbs generator vhdl code for loop filter of digital PLL prbs generator using vhdl prbs pattern generator using vhdl vhdl code for clock and data recovery Contextual Info: Application Note: Virtex-5 FPGAs Dynamically Programmable DRU for High-Speed Serial I/O XAPP875 v1.0 March 9, 2009 Summary Author: Paolo Novellini and Giovanni Guasti Multi-service optical networks today require the availability of transceivers that can operate	Original	xapp875 verilog code for barrel shifter vhdl code for 8 bit barrel shifter vhdl code for 4 bit barrel shifter +6vhdl code pseudorandom streams generator vhdl code for 16 prbs generator vhdl code for loop filter of digital pll prbs generator using vhdl prbs pattern generator using vhdl vhdl code for clock and data recovery	PDF
dlc9lp Abstract: DLC10 dlc9G platform cable dlc10 Xilinx dlc7 DS593 Xilinx usb cable HALT_INIT_WP Xilinx jtag serial xilinx jtag cable spartan 3 Contextual Info: 35 Platform Cable USB II DS593 v1.2.1 March 17, 2011 Features • High-performance FPGA and PROM programming and configuration Reliable • Includes innovative FPGA-based acceleration firmware encapsulated in a small form factor pod attached to the cable	Original	ds593 xc18v00 dlc9lp dlc10 +7dlc9g platform cable dlc10 xilinx dlc7 xilinx usb cable halt_init_wp xilinx jtag serial xilinx jtag cable spartan 3	PDF
CON16X2 Abstract: XC4VLX25-SF363-BGA dlc9G lv7745d xilinx dlc9g LV7745 Xilinx usb cable dlc9G zetec XCF32PFSG48 HTSW-103-07-F-S Contextual Info: User's Guide SLOU260E – April 2009 – Revised December 2011 TSW1250EVM: High-Speed LVDS Deserializer and Analysis System 1 2 3 4 5 6 7 Contents Introduction . 2	Original	slou260e tsw1250evm con16x2 xc4vlx25-sf363-bga +8dlc9g lv7745d xilinx dlc9g lv7745 xilinx usb cable dlc9g zetec xcf32pfsg48 htsw-103-07-f-s	PDF
dlc9G Abstract: dlc9lp 2401R-G2-14 xilinx dlc9g dlc9 XCF00S laptop motherboard resistors Xilinx usb cable dlc9G 2475-14G2 M25PXX Contextual Info: R DS300 v3.1 August 24, 2007 Platform Cable USB Product Specification Features • Platform Cable USB has these features: Configures all Xilinx devices • Supported on Windows and Red Hat Enterprise Linux ♦ All Virtex FPGA families • Automatically senses and adapts to target I/O voltage	Original	ds300 xc9500 xc9500xl xc9500xv +12xc18v00 xcf00s xcf00p dlc9g dlc9lp 2401r-g2-14 xilinx dlc9g dlc9 laptop motherboard resistors xilinx usb cable dlc9g 2475-14g2 m25pxx	PDF
dlc10 Abstract: dlc9G dlc9lp manual motherboard canada ices 003 class b 2475-14G2 UG344 dlc7 XCF00S HW-USB-II-G motherboard canada ices 003 Contextual Info: 31 R Platform Cable USB II DS593 v1.2 June 9, 2008 Advance Product Specification Features • • High-performance FPGA and PROM programming and configuration ♦ Includes innovative FPGA-based acceleration firmware encapsulated in a small form factor pod	Original	ds593 dlc10 dlc9g dlc9lp +7manual motherboard canada ices 003 class b 2475-14g2 ug344 dlc7 xcf00s hw-usb-ii-g motherboard canada ices 003	PDF
dlc9G Abstract: dlc9lp xilinx dlc9g xilinx platform cable usb 2475-14G2 DS300 2401R-G2-14 dlc9 ds30016 ug344 Contextual Info: R DS300 v3.2 May 14, 2008 Platform Cable USB Product Specification Features • Platform Cable USB has these features: Configures all Xilinx devices • Supported on Windows and Red Hat Enterprise Linux ♦ All Virtex® FPGA families • Automatically senses and adapts to target I/O voltage	Original	ds300 xc9500 xc9500xl xc9500xv +11xc18v00 xcf00s/xcf00p/xl dlc9g dlc9lp xilinx dlc9g xilinx platform cable usb 2475-14g2 2401r-g2-14 dlc9 ds30016 ug344	PDF
VHDL code for lcd interfacing to spartan3e Abstract: block diagram baugh-wooley multiplier vhdl code Wallace tree multiplier vhdl code for lcd of spartan3E VHDL code for lcd interfacing to cpld signetics hand book project report of 3 phase speed control motor circuit vector method philips application manchester verilog COOLRUNNER-II examples sd card interfacing spartan 3E FPGA Contextual Info: Programmable [Guide Title] Logic Common UG Design Template Set Quick Start [Guide Subtitle] Guide [optional] UG500 v1.0 May 8, 2008 [optional] R R Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development	Original	ug500 vhdl code for lcd interfacing to spartan3e block diagram baugh-wooley multiplier vhdl code wallace tree multiplier +7vhdl code for lcd of spartan3e vhdl code for lcd interfacing to cpld signetics hand book project report of 3 phase speed control motor circuit vector method philips application manchester verilog coolrunner-ii examples sd card interfacing spartan 3e fpga	PDF

Contextual Info: User's Guide SLAU212A – April 2007 – Revised August 2008 TSW1200EVM: High-Speed LVDS Deserializer and Analysis System 1 2 3 4 5 6 7 8 Contents Introduction . 3	Original	slau212a tsw1200evm	PDF
XCF128X Abstract: UG438 dlc9 schematic FPGA Virtex 6 jtag platform usb cable schematic pin diagram of XL 08 DS202 UG190 UG191 XAPP1100 Contextual Info: Platform Flash XL XL Configuration and Configuration Storage Device User [optional] Guide UG438 v1.2 December 10, 2008 [optional] R R Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development	Original	ug438 xcf128x dlc9 schematic fpga virtex 6 +6jtag platform usb cable schematic pin diagram of xl 08 ds202 ug190 ug191 xapp1100	PDF