Part Number
    Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers
    Manufacturer Search

    DELAY LOCKED LOOP VERILOG Search Results

    DELAY LOCKED LOOP VERILOG Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    SF-QSFPLOOPBK-003
    		Amphenol Cables on Demand Amphenol SF-QSFPLOOPBK-003 QSFP+ 40G Loopback Adapter Module for QSFP/QSFP+ Port Testing - 3dB Attenuation & 1.5W Power Consumption [Copper+Optical Ready] PDF
    SF-QSFPLOOPBK-002
    		Amphenol Cables on Demand Amphenol SF-QSFPLOOPBK-002 QSFP+ 40G Loopback Adapter Module for QSFP/QSFP+ Port Testing - 0dB Attenuation & 0W Power Consumption [Copper+Optical Ready] PDF
    SF-SFPPLOOPBK-0DB
    		Amphenol Cables on Demand Amphenol SF-SFPPLOOPBK-0DB SFP+ Loopback Adapter Module for SFP+ Port Compliance Testing - 0dB Attenuation & 0W Power Consumption PDF
    SF-SFPPLOOPBK-003.5
    		Amphenol Cables on Demand Amphenol SF-SFPPLOOPBK-003.5 SFP+ Loopback Adapter Module for SFP+ Port Compliance Testing - 3.5dB Copper/Optical Cable Emulation PDF
    SF-QSFPLOOPBK-001
    		Amphenol Cables on Demand Amphenol SF-QSFPLOOPBK-001 QSFP+ 40G Loopback Adapter Module for QSFP/QSFP+ Port Testing - 0dB Attenuation & 1.5W Power Consumption [Copper+Optical Ready] PDF

    DELAY LOCKED LOOP VERILOG Datasheets Context Search

    Catalog Datasheet Type Document Tags PDF

    delay locked loop verilog

    Abstract: 100C CLK180 XAPP132 XAPP1
    Contextual Info: APPLICATION NOTE APPLICATION NOTE  XAPP132 October 21, 1998 Version 1.31 Using the Virtex Delay-Locked Loop 13* Advanced Application Note Summary The Virtex FPGA series provides four fully digital dedicated on-chip Delay-Locked Loop (DLL) circuits which provide zero propagation delay, zero clock


    Original     		xapp132delay locked loop verilog100cclk180+1xapp1 PDF

    SRL16

    Abstract: XAPP132 CLK180 13100499
    Contextual Info: Application Note: Virtex Series R Using the Virtex Delay-Locked Loop XAPP132 v.2.0 January 27, 2000 Summary The Virtex FPGA series offers up to eight fully digital dedicated on-chip Delay-Locked Loop (DLL) circuits providing zero propagation delay, low clock skew between output clock signals


    Original     		xapp132com/pub/applications/xapp/xapp132srl16clk180+113100499 PDF

    Contextual Info: Application Note: Virtex Series R Using the Virtex Delay-Locked Loop XAPP132 v2.4 December 20, 2001 Summary The Virtex FPGA series offers up to eight fully digital dedicated on-chip Delay-Locked Loop (DLL) circuits providing zero propagation delay, low clock skew between output clock signals


    Original     		xapp132com/pub/applications/xapp/xapp132 PDF

    vhdl code for loop filter of digital PLL

    Abstract: vhdl code for Digital DLL XAPP132 vhdl code for All Digital PLL CLK180 SRL16 XAPP138 vhdl code for phase frequency detector vhdl code for phase shift free vhdl code for pll
    Contextual Info: Application Note: Virtex Series R Using the Virtex Delay-Locked Loop XAPP132 v2.8 January 5, 2006 Summary The Virtex FPGA series offers up to eight fully digital dedicated on-chip Delay-Locked Loop (DLL) circuits providing zero propagation delay, low clock skew between output clock signals


    Original     		xapp132vhdl code for loop filter of digital pllvhdl code for digital dllvhdl code for all digital pll+6clk180srl16xapp138vhdl code for phase frequency detectorvhdl code for phase shiftfree vhdl code for pll PDF

    XAPP132

    Abstract: quartz delay line CLK180 SRL16
    Contextual Info: Application Note: Virtex Series R Using the Virtex Delay-Locked Loop XAPP132 v.2.3 September 20, 2000 Summary The Virtex FPGA series offers up to eight fully digital dedicated on-chip Delay-Locked Loop (DLL) circuits providing zero propagation delay, low clock skew between output clock signals


    Original     		xapp132com/pub/applications/xapp/xapp132quartz delay lineclk180+1srl16 PDF

    XAPP174

    Abstract: CLK180 SRL16 x174-01
    Contextual Info: Application Note: Spartan-II FPGAs R XAPP174 v1.1 January 24, 2000 Using Delay-Locked Loops in Spartan-II FPGAs Summary The Spartan -II family provides four fully digital dedicated on-chip Delay-Locked Loop (DLL) circuits, which provide zero propagation delay, low clock skew between output clock signals


    Original     		xapp174clk90clk180clk270+2srl16x174-01 PDF

    digital clock notes

    Abstract: CLK180 SRL16 XAPP174
    Contextual Info: Application Note: Spartan-II FPGAs R XAPP174 v1.1 January 24, 2000 Using Delay-Locked Loops in Spartan-II FPGAs Summary The Spartan -II family provides four fully digital dedicated on-chip Delay-Locked Loop (DLL) circuits, which provide zero propagation delay, low clock skew between output clock signals


    Original     		xapp174clk90clk180clk270+2srl16digital clock notes PDF

    XAPP174

    Abstract: CLK180 SRL16 UG331 XAPP132 XAPP176
    Contextual Info: Application Note: Spartan-II/IIE FPGAs R XAPP174 v1.2 June 16, 2008 Using Delay-Locked Loops in Spartan-II/IIE FPGAs Summary The Spartan -II and Spartan-IIE FPGA families provide four fully digital dedicated on-chip Delay-Locked Loop (DLL) circuits, which provide zero propagation delay, low clock skew


    Original     		xapp174ds001ds077xapp132+4ug331clk180srl16xapp176 PDF

    APA075

    Abstract: APA1000 APA150 APA300 APA450 APA600 APA750 AC306 Signal Path Designer
    Contextual Info: Application Note AC306 Using ProASICPLUS Clock Conditioning Circuits Introduction ProASICPLUS devices include two clock conditioning circuits on opposite sides of the die. Each clock conditioning circuit contains a Phase Locked Loop PLL , several delay lines, clock multipliers/dividers, and


    Original     		ac306apa075apa1000apa150+5apa300apa450apa600apa750signal path designer PDF

    Contextual Info: Application Note Using ProASICPLUS Clock Conditioning Circuits I n tro du ct i on ProASICPLUS The devices include two clock-conditioning circuits on opposite sides of the die. Each clock conditioning circuit contains a Phase Locked Loop PLL , several delay lines, clock multipliers/dividers, and all the


    Original     		200nf PDF

    ddr phy interface

    Abstract: AN-550-2 module AN-550
    Contextual Info: AN 550: Using the DLL Phase Offset Feature in Stratix FPGAs and HardCopy ASICs AN-550-2.0 March 2010 This application note describes how to implement the delay-locked loop DLL phase offset feature with Altera Stratix® FPGAs and HardCopy® ASICs. Introduction


    Original     		an-550-2ddr phy interfacemodulean-550 PDF

    ddr phy interface

    Abstract: sdc 603 AN5501 AN550 AN-550-1 AN-550
    Contextual Info: AN 550: Using the DLL Phase Offset Feature in Stratix II and HardCopy II Devices November 2008 AN-550-1.0 Introduction This application note describes how to implement the delay-locked loop DLL phase offset feature with Altera’s Stratix II and HardCopy® II devices. A DLL provides a


    Original     		an-550-1ddr phy interfacesdc 603an5501+2an550an-550 PDF

    XAPP462

    Abstract: written XC3S1000-FT256 XC3S1000-FT256-4 XC3S1000FT256 digital clock vhdl code simple diagram for digital clock xilinx vhdl code for digital clock CLK180 DS099
    Contextual Info: Application Note: Spartan-3 and Spartan-3L FPGA Families Using Digital Clock Managers DCMs in Spartan-3 FPGAs R XAPP462 (v1.1) January 5, 2006 Summary Digital Clock Managers (DCMs) provide advanced clocking capabilities to Spartan -3 FPGA applications. DCMs optionally multiply or divide the incoming clock frequency to synthesize a


    Original     		xapp462com/bvdocs/appnotes/xapp268xapp622com/bvdocs/appnotes/xapp622+9writtenxc3s1000-ft256xc3s1000-ft256-4xc3s1000ft256digital clock vhdl codesimple diagram for digital clockxilinx vhdl code for digital clockclk180ds099 PDF

    alt_iobuf

    Abstract: receiver altLVDS working of pll in integrated circuit pdf document for phase Locked Loop pll lock time vhdl code for loop filter of digital PLL vhdl code for phase frequency detector for FPGA EP1S10F780C5 EP1S10F780
    Contextual Info: Phase-Locked Loop ALTPLL Megafunction User Guide UG-ALTPLL-8.0 November 2009 Introduction The Phase-Locked Loop (PLL) is a closed-loop frequency-control system that compares the phase difference between the input signal and the output signal of a voltage-controlled oscillator (VCO). The negative feedback loop of the system forces


    Original     		alt_iobufreceiver altlvdsworking of pll in integrated circuitpdf document for phase locked loop+5pll lock timevhdl code for loop filter of digital pllvhdl code for phase frequency detector for fpgaep1s10f780c5ep1s10f780 PDF

    verilog DPLL

    Abstract: BCM 2091 AN1522 signal path designer 380LB-1R5K IMC-1812 50N050 AN1509 Nippon capacitors
    Contextual Info: AN1522 1 Fri Dec 15 11:40:36 1995 Order this document by AN1522/D MOTOROLA SEMICONDUCTOR APPLICATION NOTE AN1522 Analog Phase Locked Loop for H4CPlus, H4EPlus and M5C Series Arrays Prepared by: Roy Jones Edited by: Clarence Nakata Application Specific Integrated Circuits Division, Chandler AZ


    Original     		an1522an1522/dverilog dpllbcm 2091+6signal path designer380lb-1r5kimc-181250n050an1509nippon capacitors PDF

    EP1C12

    Contextual Info: Section II. Clock Management This section provides information on the Cyclone phase-lock loops PLLs . The PLLs assist designers in managing clocks internally and also have the ability to drive off chip to control system-level clock networks. This chapter contains detailed information on the features, the


    Original     		ep1c12 PDF

    EP1C12

    Contextual Info: Section II. Clock Management This section provides information on the Cyclone phase-lock loops PLLs . The PLLs assist designers in managing clocks internally and also have the ability to drive off chip to control system-level clock networks. This chapter contains detailed information on the features, the


    Original     		ep1c12 PDF

    EP1C12

    Contextual Info: 6. Using PLLs in Cyclone Devices C51006-1.4 Introduction Cyclone FPGAs offer phase locked loops PLLs and a global clock network for clock management solutions. Cyclone PLLs offer clock multiplication and division, phase shifting, programmable duty cycle,


    Original     		c51006-1ep1c12 PDF

    EP1C12

    Contextual Info: 6. Using PLLs in Cyclone Devices C51006-1.5 Introduction Cyclone FPGAs offer phase locked loops PLLs and a global clock network for clock management solutions. Cyclone PLLs offer clock multiplication and division, phase shifting, programmable duty cycle,


    Original     		c51006-1ep1c12 PDF

    Contextual Info: Using PLLs in Cyclone Devices September 2002, ver. 1.0 Introduction Application Note 251 CycloneTM FPGAs offer phase locked loops PLLs and a global clock network for clock management solutions. Cyclone PLLs offer clock multiplication and division, phase shifting, programmable duty cycle,


    Original     		PDF

    EP1C12

    Contextual Info: Using PLLs in Cyclone Devices March 2003, ver. 1.2 Introduction Application Note 251 CycloneTM FPGAs offer phase locked loops PLLs and a global clock network for clock management solutions. Cyclone PLLs offer clock multiplication and division, phase shifting, programmable duty cycle,


    Original     		ep1c12 PDF

    vhdl code for phase frequency detector

    Abstract: vhdl code for DCM CLKFX180 dcm verilog code
    Contextual Info: R Using Digital Clock Managers DCMs Overview Virtex-II devices have 4 to 12 DCMs, and each DCM provides a wide range of powerful clock management features: • Clock De-skew: The DCM contains a digitally-controlled feedback circuit (delaylocked loop) that can completely eliminate clock distribution delays. Clock de-skew


    Original     		ug002clk90clkfx180vhdl code for phase frequency detector+2vhdl code for dcmdcm verilog code PDF

    vhdl code for deserializer

    Abstract: XAPP670 RocketIO ML321 RXRECCLK verilog code for fibre channel vhdl code for DCM
    Contextual Info: Application Note: Virtex-II Pro Family R XAPP670 v1.0 June 10, 2003 Summary Minimizing Receiver Elastic Buffer Delay in the Virtex-II Pro RocketIO Transceiver Author: Jeremy Kowalczyk This application note describes a design that reduces latency through the receive elastic buffer


    Original     		xapp670ml3218b/10b10-bit+820-bit40-bitcom/pub/applications/xapp/xapp670vhdl code for deserializerrocketiorxrecclkverilog code for fibre channelvhdl code for dcm PDF

    EP1S60

    Contextual Info: altpll Megafunction User Guide 101 Innovation Drive San Jose, CA 95134 408 544-7000 http://www.altera.com Quartus II Version: Document Version: Document Date: 2.2 2.0 February 2003 Copyright altpll Megafunction User Guide Copyright 2003 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo,


    Original     		ep1s60 PDF