CY7C1393JV18 Search Results
CY7C1393JV18 Datasheets (1)
Part | ECAD Model | Manufacturer | Description | Datasheet Type | PDF Size | Page count | |
---|---|---|---|---|---|---|---|
CY7C1393JV18-300BZXC |
![]() |
18-Mbit DDR-II SIO SRAM 2-Word Burst Architecture; Architecture: DDR-II SIO, 2 Word Burst; Density: 18 Mb; Organization: 1Mb x 18; Vcc (V): 1.7 to 1.9 V | Original | 395.38KB | 23 |
CY7C1393JV18 Price and Stock
Infineon Technologies AG CY7C1393JV18-300BZXCIC SRAM 18MBIT PARALLEL 165FBGA |
|||||||||||
Distributors | Part | Package | Stock | Lead Time | Min Order Qty | Price | Buy | ||||
![]() |
CY7C1393JV18-300BZXC | Tray |
|
Buy Now | |||||||
Rochester Electronics LLC CY7C1393JV18-300BZXCIC SRAM 18MBIT PARALLEL 165FBGA |
|||||||||||
Distributors | Part | Package | Stock | Lead Time | Min Order Qty | Price | Buy | ||||
![]() |
CY7C1393JV18-300BZXC | Tray | 9 |
|
Buy Now | ||||||
Cypress Semiconductor CY7C1393JV18-300BZXCCY7C1393JV18-300BZXC |
|||||||||||
Distributors | Part | Package | Stock | Lead Time | Min Order Qty | Price | Buy | ||||
![]() |
CY7C1393JV18-300BZXC | 144 | 25 |
|
Buy Now | ||||||
![]() |
CY7C1393JV18-300BZXC | 244 | 1 |
|
Buy Now |
CY7C1393JV18 Datasheets Context Search
Catalog Datasheet | Type | Document Tags | |
---|---|---|---|
AN5062Contextual Info: THIS SPEC IS OBSOLETE Spec No: 001-44698 Spec Title: CY7C1393JV18 CY7C1394JV18, 18 MBIT DDR II SIO SRAM TWO WORD BURST ARCHITECTURE Sunset Owner: N Vijay Kumar VKN Replaced by: None CY7C1393JV18 CY7C1394JV18 18 Mbit DDR II SIO SRAM Two Word Burst Architecture |
Original |
CY7C1393JV18 CY7C1394JV18, CY7C1394JV18 CY7C1393JV18, CY7C1394JV18 AN5062 | |
Contextual Info: CY7C1393JV18 CY7C1394JV18 18 Mbit DDR II SIO SRAM Two Word Burst Architecture Features Functional Description • 18 Mbit Density 1M x 18, 512K x 36 ■ 300 MHz Clock for High Bandwidth ■ Two word Burst for reducing Address Bus Frequency ■ Double Data Rate (DDR) Interfaces |
Original |
CY7C1393JV18 CY7C1394JV18 | |
Contextual Info: CY7C1392JV18/CY7C1992JV18 CY7C1393JV18/CY7C1394JV18 18-Mbit DDR II SIO SRAM 2-Word Burst Architecture Features Functional Description • 18- Mbit Density 2M x 8, 2M x 9, 1M x 18, 512K x 36 ■ 300 MHz Clock for High Bandwidth ■ 2-word Burst for reducing Address Bus Frequency |
Original |
CY7C1392JV18/CY7C1992JV18 CY7C1393JV18/CY7C1394JV18 18-Mbit CY7C1392JV18, CY7C1992JV18, CY7C1393JV18, CY7C1394JV18 | |
Contextual Info: CY7C1392JV18, CY7C1992JV18 CY7C1393JV18, CY7C1394JV18 18-Mbit DDR-II SIO SRAM 2-Word Burst Architecture Features Functional Description • 18- Mbit Density 2M x 8, 2M x 9, 1M x 18, 512K x 36 ■ 300 MHz Clock for High Bandwidth ■ 2-word Burst for reducing Address Bus Frequency |
Original |
CY7C1392JV18, CY7C1992JV18 CY7C1393JV18, CY7C1394JV18 18-Mbit CY7C1992JV18, CY7C1394JV18 |