|
Contextual Info: S P L D 803B 4 GS 160-ch SEG and 80-ch COM Driver OCT. 15, 2004 Version 1.0 SUNPLUS TECHNOLOGY CO. reserves the right to change this documentation without prior notice. is believed to be accurate and reliable. Information provided by SUNPLUS TECHNOLOGY CO.
|
Original
|
160-ch80-chspld803b |
PDF
|
IC 7411 DATA SHEET
Abstract: z035 DE Z042 0x83CC 4/Z0 607 MA GP 652 Z010 TADM04622 AE Z027 741 IC data sheet z02d
Contextual Info: Data Sheet August 18, 2004 MARS 2G5 P-Pro TDAT162G52 SONET/SDH 155/622/2488 Mbits/s Data Interface Features • ■ ■ ■ One of the next-generation, system-on-a-chip devices of Agere Systems’ multiservice access & rate solutions MARSTM family of framers.
|
Original
|
tdat162g52sts-12/stm-4sts-48/stm-16ds02-197sont+10ic 7411 data sheetz035de z0420x83cc4/z0 607 ma gp 652z010tadm04622ae z027741 ic data sheetz02d
|
PDF
|
|
Contextual Info: SPLD803B 4 GS 160-ch SEG and 80-ch COM Driver MAR. 07, 2005 Version 1.1 Sunplus Technology reserves the right to change this documentation without prior notice. Information provided by Sunplus Technology is believed to be accurate and reliable. However, Sunplus Technology makes no warranty for any errors which may appear in this document.
|
Original
|
spld803b160-ch80-ch |
PDF
|
CT1F
Abstract: str 765 RT XAPP230 XAPP233 delay balancing in wave pipeline virtex user guide 1999 CAT16-LV4F12 CAT16-PT4F4 CLK180 virtex7
Contextual Info: Application Note: Virtex-E Family R XAPP233 v1.0 December 21, 1999 Multi-channel 622 MHz LVDS Data Transfer with Virtex-E Devices Application Note: Brian Von Herzen, Ph.D. & Jon Brunetti Summary The Virtex-E FPGA Series provides dedicated on-chip differential receivers between adjacent
|
Original
|
xapp233ct1fstr 765 rtxapp230+6delay balancing in wave pipelinevirtex user guide 1999cat16-lv4f12cat16-pt4f4clk180virtex7
|
PDF
|
STM-16
Abstract: VSC8132
Contextual Info: VITESSE SEMICONDUCTOR CORPORATION Preliminary Data Sheet VSC8132 2.488Gb/s 1:32 SONET/SDH Demux Features • 2.488Gb/s 1:32 Demultiplexer • 77.76, 51.84, and 38.88MHz TTL Clock Outputs • SONET STS-48/SDH STM-16 • Single 3.3V supply • HSPECL Differential Serial Data and Clock
|
Original
|
vsc8132488gb/s88mhzsts-48/sdh+3stm-1632-bit128-pin
|
PDF
|
lvds connectors pin assignments
Abstract: cna 450 spice simulation
Contextual Info: May 2001, ver. 1.0 Introduction LVDS Signaling Using APEX Device I/O Pins Application Note 138 Density increases in programmable logic devices PLDs have led users to integrate more functions into today's PLDs. This increase in functionality has allowed PLDs to play a major role in transmitting data between
|
Original
|
tia/eia-644lvds connectors pin assignmentscna 450spice simulation |
PDF
|
VSC8132
Abstract: STM-16 CLK38
Contextual Info: VITESSE SEMICONDUCTOR CORPORATION Preliminary Data Sheet VSC8132 2.488Gb/s 1:32 SONET/SDH Demux Features • 2.488Gb/s 1:32 Demultiplexer • 77.76, 51.84, and 38.88MHz TTL Clock Outputs • SONET STS-48/SDH STM-16 • Single 3.3V supply • HSPECL Differential Serial Data and Clock
|
Original
|
vsc8132488gb/s88mhzsts-48/sdh+4stm-1632-bit128-pinclk38
|
PDF
|