CFM024 Search Results
CFM024 Datasheets Context Search
| Catalog Datasheet | Type | Document Tags | |
|---|---|---|---|
Am2963Contextual Info: Am29833A/Am29853A/Am29855A Parity Bus Transceivers VSS86ZUJV/V8S86ZUIV/VSC86ZUIV DISTINCTIVE CHARACTERISTICS • High-speed bidirectional bus transceivers for processor organized devices - T-R delay = 6 ns typical - Rj-Parity delay = 9 ns typical • Error flag with open-collector output |
OCR Scan |
am29833a/am29853a/am29855avss86zujv/v8s86zuiv/vsc86zuiv200-mvam29833+6 | |
|
Contextual Info: Am27S35/Am27S37 8,192-Bit 1024x8 Bipolar Registered PROM with Programmable INITIALIZE Input Versatile programmable asynchronous or synchronous enable for simplified word expansion Buffered common INITIALIZE input either asynchronous (Am27S35) or synchronous (Am27S37) |
OCR Scan |
am27s35/am27s37192-bit1024x824-pin+3 | |
|
Contextual Info: Am29C827/Am29C828 Am29C927/Am29C928 Am29C827/Am29C828 Am29C927/Am29C928 High-Performance CMOS Bus Buffers DISTINCTIVE CHARACTERISTICS • • • High-speed CMOS buffers and inverters - D-Y delay = 7 ns typical Low standby power JEDEC FCT-compatible specs |
OCR Scan |
am29c827/am29c828am29c927/am29c928200-mvam29c900+3 | |
dk qs
Abstract: CLTO20
|
OCR Scan |
am27s31512-wordsmil-std-883dk qs+1 | |
Am29C82Contextual Info: Am29C821 / Am29C823 Am29C921 /Am29C923 High-Performance CMOS Bus Interface Registers High-speed parallel positive edge-triggered registers with D-type flip-flops - CP-Y propagation delay = 8 ns typical • Low standby power • JEDEC FCT-compatible specs • |
OCR Scan |
am29c821am29c823am29c921/am29c923+5 | |
27S181
Abstract: Am27S181/27S181
|
OCR Scan |
192-bit1024x8am27s101am27s181/27s181+6 | |
29c833
Abstract: 29C933 amd 955
|
OCR Scan |
am29c833/am29c853/am29c855am29c933/am29c953/am29c955am29c855200-mv+6 | |
slim power sata pinout
Abstract: Am27S85
|
OCR Scan |
am27s85/27s85a384-bit4096x424-pin+3 | |
|
Contextual Info: Am 29841A/Am 29843A/Am 29845A Am 29941A/Am 29943A/Am 29945A High-Performance Bus Interface Latches • • • High-speed parallel latches - transparent tpp - 5.0 ns typical Buffered common latch enable, clear and preset input Three-state outputs glitch-free during power-up and |
OCR Scan |
am29841a/am29843a/am29845aam29941a/am29943a/am29945aam29841am29843+6 | |
AM29833AContextual Info: ADVANCED MICRO DEVICES Tb T il 0 S S 7 SES DOEÖIS T 1 Am29833A/Am29853A/Am29855A T '53 31 Am29833A/Am29853A/Atn29855A Parity Bus Transceivers DISTINCTIVE CHARACTERISTICS High-speed bidirectional bus transceivers for processor organized devices - T-R delay- 6 ns typical |
OCR Scan |
am29833a/am29853a/am29855a200-mvam298am29853+4 | |
AM27S35
Abstract: AM27S35A CD3024 PD3024 1024x8 PROM
|
OCR Scan |
am27s35/s35a/am27s37/s37a192-bit1024x824-pin+8 | |
29828AContextual Info: Am29827A/Am29828A Am29827A/Am29828A High-Performance Buffers DISTIN CTIVE C H A R A C T E R IS T IC S • High-speed buffers and inverters - tpo = 5.0 ns Typical • 200-m V minimum input hysteresis on input data ports • Three-state outputs glitch-free during power-up and |
OCR Scan |
am29827a/am29828a200-m29827/am9827a+3 | |
AM29C863
Abstract: S9636 Am29C861
|
OCR Scan |
am29c861am29c863am29c961/am29c963+6 | |
AM29C841/BLA
Abstract: AM29C841PC CD3024 PD3024 am29c800 Am29C900 CD0014
|
OCR Scan |
am29c841am29c843am29c941am29c943+9 | |
|
|
|||
CD3024
Abstract: PD3024
|
OCR Scan |
am29861200-mvam29861a10-bit+4 | |
AM29821
Abstract: amd am2 pin diagram AM29825 AM29823 tl 8211
|
OCR Scan |
am29821am29821/823/82510-bitcd3024+9 | |
AM29833A
Abstract: AM29853A CD3024 PD3024
|
OCR Scan |
am29833a/am29853aam29833am29853am29833a+7 | |
AM29841
Abstract: AM29843 CD3024 PD3024
|
OCR Scan |
am29841/am2984324-plnam29841cd3024+8 | |
29C863Contextual Info: Am29C861 / Am29C863 Am29C961 / Am29C963 Am29C861/ Am29C863 Am29C961/ Am29C963 High-Performance CMOS Bus Transceivers DISTINCTIVE CHARACTERISTICS High-speed CMOS bidirectional bus transceivers - T-R delay = 7 ns typical Low standby power JEDEC FCT-compatible specs |
OCR Scan |
am29c861am29c863am29c961am29c963+5 | |
29c843Contextual Info: Am29C841A/Am29C843A High-Performance CMOS Bus Interface Latches a _ PRELIMINARY_ > 3 DISTINCTIVE CHARACTERISTICS ro <6 • • • High-speed parallel latches - D-Y propagation delay = 5 ns typical Low standby power |
OCR Scan |
am29c841a/am29c843a10-bit29c841a29c843a+1 | |
27s31Contextual Info: a Am27S31 /27S31A Advanced Micro Devices 512x8 Bipolar PROM DISTINCTIVE CHARACTERISTICS • • • High Low High Fast High speed — 35 ns max commercial range access time Excellent performance over full military and commercial ranges Highly reliable, ultra-fast programming Platinum-Silicide |
OCR Scan |
am27s31/27s31a512x8am27s31/27s31+2 | |
AM27S45A
Abstract: AM27S45s
|
OCR Scan |
am27s45/am27s47384-bit24-pin300-mil+5 | |
27S43A
Abstract: CD 024 27S43 KS000010
|
OCR Scan |
am27s43/27s43a768-bit4096x8am27s43+5 | |
AM27S45
Abstract: 27s47 am27s47 AM27S45A am27s47a 27S45 27S47A 27S45A AM27S45s Am27S47/27S47A
|
OCR Scan |
am27s45/27s45a/27s45saam27s47/27s47a/27s47sa384-bit2048x8+12 | |