CELL Search Results
CELL Result Highlights (5)
| Part | ECAD Model | Manufacturer | Description | Download | Buy |
|---|---|---|---|---|---|
| BQ294712DSGR | Texas Instruments | Lithium-ion protection for accurate cell-by-cell voltage monitoring 8-WSON -40 to 110 |
|
||
| BQ294712DSGT | Texas Instruments | Lithium-ion protection for accurate cell-by-cell voltage monitoring 8-WSON -40 to 110 |
|
||
| BQ25790YBGR | Texas Instruments | Integrated, NVDC, 5-A 1-cell to 4-cell switch-mode buck-boost battery charger |
|
|
|
| BQ294713DSGR | Texas Instruments | Lithium-ion protection for accurate cell-by-cell voltage monitoring 8-WSON -40 to 110 |
|
||
| BQ294713DSGT | Texas Instruments | Lithium-ion protection for accurate cell-by-cell voltage monitoring 8-WSON -40 to 110 |
|
CELL Datasheets (25)
| Part | ECAD Model | Manufacturer | Description | Datasheet Type | PDF Size | Page count | |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| Cell-based ASICs - Application Notes | Atmel | Controlling Buses , This Application Note discusses the control of buses where a single signal is driven by one of many drivers. | Original | 41.52KB | 4 | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
| Cell-based ASICs - Application Notes | Atmel | Compiled Megacell Testing , This Application Note describes a test methodology for compiled megacells if Built-in Self-test (BIST) circuitry is not included. | Original | 44.35KB | 5 | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
| Cell-based ASICs - Application Notes | Atmel | Scan Testability Guidelines , This document is intended to provide recommendations for designs where testability is achieved using scan methodology. | Original | 153.76KB | 26 | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
| Cell-based ASICs - Application Notes | Atmel | Configuration of the 3V-5V Input-Output Cells , This Application Note describes the configuration aof the pad ring of a device containing a mixture of 3V and 5V input-output cells for the Atmel 0.5 micron triplelayer metal process. | Original | 38.4KB | 4 | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
| Cell-based ASICs - Application Notes | Atmel | Design Flow for Multiple Power Supply Levels , This Application Note describes a recommended methodology for managing the problem of designs with multiple power supply levels. | Original | 53.62KB | 5 | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
| Cell-based ASICs - Application Notes | Atmel | Configuration of the NVM Serial Test Interface Database , This Application Note describes the contents and organization of the NVM serial test interface database which should be submitted to Atmel with each circuit design that contains one or more NVM blo | Original | 48.2KB | 4 | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
| Cell-based ASICs - Application Notes | Atmel | Usage of the External Pull-down with the Atmel Iolib 5-volt Library , This Application Note describes the limit of the external pull-down values which can be used with the ATC50 (AT55K) IOlib 5V-tolerant cells. | Original | 22.3KB | 2 | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
| Cell-based ASICs - Application Notes | Atmel | RC Effects in Nets , This Application Note explains how RC effects can occur and be moddelled in nets. This is of particular importance when planning the routing and track width of clock nets. | Original | 48.87KB | 5 | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
| Cell-based ASICs - Application Notes | Atmel | Test Vector Compression by RTZ-RTO Formatting , The purpose of this Application Note is to explain how CBIC test vectors can be compressed by changing some pin formats into RTZ (Return-to-Zero) or RTO (Return-to-One. In addition, a description of rules w | Original | 71.74KB | 9 | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
| Cell-based ASICs - Application Notes | Atmel | Clock Tree Guidelines , This Application Note provides design guidelines for clock trees so as to facilitate and optimize their automatic processing by place and route. | Original | 77.04KB | 11 | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
| Cell-based ASICs - Application Notes | Atmel | ASIC Design Guidelinges , This document constitutes a general set of recommendations intended for use by designers when preparing circuits for fabrication by Atmel. The guidelines are independent of any particular CAD tool or silicon process. They are a | Original | 331.23KB | 45 | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
| Cell-based ASICs - Data Sheets | Atmel | Library Cell Index | Original | 46.31KB | 7 | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
| Cell-based ASICs - Data Sheets | Atmel | Atmel, Your Partner for System Level Integtation Flyer | Original | 747.01KB | 2 | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
| Cell-based ASICs - Reference Library | Atmel | NVM Serial Test Interface Manual | Original | 262.56KB | 34 | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
| Cellbus | TranSwitch | CellBus Bus Switch | Scan | 3.53MB | 74 | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
| CellMaker-622 | Mindspeed Technologies | OC-12c SAR with ABR Traffic Management | Original | 43.2KB | 2 | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
| celLNA1 | Aethercomm | Low Noise Amplifier | Original | 165.06KB | 1 | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
| celLNA2 | Aethercomm | Low Noise Amplifier | Original | 168.1KB | 1 | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
| celLNA3 | Aethercomm | Low Noise Amplifier | Original | 168.14KB | 1 | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
| CellPipe 50AS | Lucent Technologies | 8 Mbps ADSL Router | Original | 156.83KB | 3 | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
CELL Price and Stock
LEDIL CANCELLED_CS17302_STRADA-IP-2X6-50- Trays (Alt: CANCELLED_CS17302_STRADA-IP-2X6-50) |
|||||||||||
| Distributors | Part | Package | Stock | Lead Time | Min Order Qty | Price | Buy | ||||
|
CANCELLED_CS17302_STRADA-IP-2X6-50 | Tray | 40 |
|
Buy Now | ||||||
LEDIL CANCELLED_CS16779_HB-IP-8MX-W-PC- Trays (Alt: CANCELLED_CS16779_HB-IP-8MX-W-PC) |
|||||||||||
| Distributors | Part | Package | Stock | Lead Time | Min Order Qty | Price | Buy | ||||
|
CANCELLED_CS16779_HB-IP-8MX-W-PC | Tray | 52 |
|
Buy Now | ||||||
STMicroelectronics B-L462E-CELL1Discovery Kit for LTE Cat M/NBIoT with STM32L4 Series - Boxed Product (Development Kits) (Alt: B-L462E-CELL1) |
|||||||||||
| Distributors | Part | Package | Stock | Lead Time | Min Order Qty | Price | Buy | ||||
|
B-L462E-CELL1 | Box | 4 Weeks | 9 |
|
Get Quote | |||||
|
B-L462E-CELL1 | Bulk | 10 | 1 |
|
Buy Now | |||||
|
B-L462E-CELL1 | 9 | 1 |
|
Buy Now | ||||||
|
B-L462E-CELL1 | 2 | 53 Weeks | 1 |
|
Buy Now | |||||
|
B-L462E-CELL1 | 8,441 |
|
Get Quote | |||||||
Marvell Technology Group Ltd CANCELLATION FEE-OCTEONCANCELLATION FEE FOR CN7340-1800BG1676-AAP-P13-G - Virtual or Non-Physical Inventory (Software & Literature) (Alt: CANCELLATION FEE-OCTEON) |
|||||||||||
| Distributors | Part | Package | Stock | Lead Time | Min Order Qty | Price | Buy | ||||
|
CANCELLATION FEE-OCTEON | No Container | 1 |
|
Get Quote | ||||||
STMicroelectronics P-L496G-CELL02- Boxed Product (Development Kits) (Alt: P-L496G-CELL02) |
|||||||||||
| Distributors | Part | Package | Stock | Lead Time | Min Order Qty | Price | Buy | ||||
|
P-L496G-CELL02 | Box | 6 |
|
Get Quote | ||||||
|
P-L496G-CELL02 | Bulk | 2 | 1 |
|
Buy Now | |||||
|
P-L496G-CELL02 | 1 |
|
Get Quote | |||||||
|
P-L496G-CELL02 | 53 Weeks | 1 |
|
Get Quote | ||||||
|
P-L496G-CELL02 | 2,354 |
|
Get Quote | |||||||
CELL Datasheets Context Search
| Catalog Datasheet | Type | Document Tags | |
|---|---|---|---|
Low Drop Out Regulators
Abstract: 7585C DIL 16
|
OCR Scan |
ucc2930-3\ucc3930-3low drop out regulators7585cdil 16 | |
|
Contextual Info: UCC3911 y UNITRODE PRELIMINARY Lithium-Ion Battery Protector FEATURES BLOCK DIAGRAM • Protects Sensitive Lithium-Ion Cells from Overcharging and Over-Discharging • Used for Two-Cell Lithium-Ion Battery Packs • No External FETs Required • Provides Protection Against |
OCR Scan |
ucc3911 | |
|
Contextual Info: y UCC3958 -1/-2/-3/-4 UNITRODE PRELIMINARY Single Cell Lithium-Ion Battery Protection Circuit FEATURES • Protects Sensitive Lithium-Ion Cells Form Over Charging and Over Discharging • Dedicated for One Cell Applications • Does Not Require External FETs or Sense |
OCR Scan |
ucc3958150mv300mv | |
S-AU25
Abstract: SAU25
|
OCR Scan |
s-au25900mhz-----------------------------------s-au2515000pf+1 | |
TC160G
Abstract: toshiba LGA Nand TC170C14 TC26SC TC170C1 TC170C29
|
OCR Scan |
tc170c250pstc160gtoshiba lga nand+4 | |
TC51832FL10
Abstract: TC51832 TC51832FL-10 TC51832PL-10 256IC 832P
|
OCR Scan |
832p/stc51832256ictc51832p+6 | |
Low Drop Out Regulators
Abstract: 5V1 55C
|
OCR Scan |
ucc2930\ucc3930ucc2930ucc3930low drop out regulators+1 | |
|
Contextual Info: TC9805P TENTATIVE D A T A TC9805P is a 24-pin CMOS programmable logic device PLD based on EEPROM cells. It has a zero-standby function. Designed using Toshiba's original technology, this device features low power dissipation and inputs that are compatible w ith TTL, NMOS, and CMOS output |
OCR Scan |
tc9805p24-pin | |
CFU450
Abstract: TA31133FN TA31133 Murata BPF filter CAPACITOR 1000pf 25Q 328 CDB450C CDB450
|
OCR Scan |
ssop16ta31133fn-1450khzta31133fn-6+8 | |
TRF1015Contextual Info: TRF1015 CELLULAR RECEIVER FRONT-END ^ • • • • • • • • • - JUNE 1996 Low-Noise Amplifier LNA , Radio Frequency (RF) Mixer, and Voltage-Controlled Oscillator (VCO) High 1-dB Compression Mode |
OCR Scan |
trf1015slws021900-mhz20-pin+5 | |
74ABTH18646AContextual Info: SN54ABTH18646A, SN54ABTH182646A, SN74ABTH18646A, SN74ABTH182646A SCAN TEST DEVICES WITH 18-BIT TRANSCEIVERS AND REGISTERS SCBS166D - AUGUST 1993 - REVISED JULY 1996 Members of the Texas Instruments SCOPE Family of Testability Products One Boundary-Scan Cell Per I/O |
OCR Scan |
sn54abth18646asn54abth182646asn74abth18646asn74abth182646a+5 | |
TA31084
Abstract: TA31084FN
|
OCR Scan |
ta31084fn-1ta31084fn-5ta31084ta31084fn | |
TC9803
Abstract: CK101 TC9801
|
OCR Scan |
tc9803ptc9803fwtc9803tc9801+1 | |
MARKING PA TR SOT-23
Abstract: ultra low igss pA
|
Original |
tsm3408ot-23tsm3408cxmarking pa tr sot-23+1 | |
|
|
|||
|
Contextual Info: CV110-2A Cellular-band High Linearity Downconverter IF IN GND 26 IF THRU GND 27 GND RF IN 28 25 24 23 22 RF OUT 1 GND 2 21 IF OUT IF Amp 20 GND RF Amp N/C 3 19 N/C IF Feedthru Path GND 4 18 GND LO Driver Amp IF THRU 5 17 BIAS GND 6 16 GND RF/IF 10 11 12 13 |
Original |
cv110-2ajesd22-c101j-std-0201-800-wj1-4401 | |
12M05019A73Contextual Info: TQP4M3019 Data Sheet SP3T High Power 2.6V 2x2 mm CDMA Antenna Switch Functional Block Diagram Features • • • • • • • • • • • Product Description pHEMT GaAs MMIC Die cellent Cross-Modulation Performance 108 dBm Typ @Cellular 106 dBm@AWS |
Original |
tqp4m301912m05019a73 | |
mosfet 0835
Abstract: TSM05N03
|
Original |
tsm05n03ot-223tsm05n03cwmosfet 0835 | |
GR-1400Contextual Info: PHAST-12E Device Programmable, High-Performance ATM/PPP/TDM SONET/SDH Terminator for Level 12 with Enhanced Features TXC-06212 TECHNICAL OVERVIEW LINE SIDE Serial LIU Clocks The PHAST-12E is a highly integrated SONET/SDH terminator device designed for ATM cell, frame, higher order multiplexing, |
Original |
phast-12etxc-06212sts-12/sts-12c/stm-4/stm-4csts-12+2 | |
|
Contextual Info: TPS60120, TPS60121, TPS60122, TPS60123 REGULATED 3.3 V, 200-mA HIGH EFFICIENCY CHARGE PUMP DC/DC CONVERTERS SLVS257 – NOVEMBER 1999 features applications D D D D D D D D D D D D D D D D D D D D Battery-Powered Applications Two Battery Cells to 3.3-V Conversion |
Original |
tps60120tps60121tps60122tps60123+5 | |
1N1517 equivalent
Abstract: 1N1517
|
Original |
tps61000tps61001tps61002tps61003+8 | |
DSLAM structureContextual Info: CUBIT-622 Device Multi-PHY CellBus Access Device TXC-05805 DESCRIPTION • 622 Mbit/s performance • UTOPIA Level 1/2 interface 8/16-bit with support for 64 ports • Tandem operation for two devices, supporting dual CellBus cell switching in load sharing or redundancy |
Original |
txc-058058/16-bitcellb453txc-05805-ma+1 | |
|
Contextual Info: TSM2312 20V N-Channel MOSFET SOT-23 PRODUCT SUMMARY RDS on (mΩ) VDS (V) Pin Definition: 1. Gate 2. Source 3. Drain 20 Features ID (A) 33 @ VGS = 4.5V 4.9 40 @ VGS = 2.5V 4.4 51 @ VGS = 1.8V 3.9 Block Diagram ● Advance Trench Process Technology ● High Density Cell Design for Ultra Low On-resistance |
Original |
tsm2312ot-23tsm2312cx | |
ASPENContextual Info: ASPEN Express Device Multi-PHY CellBus Access Device TXC-05806 PRODUCT INFORMATION APPLICATIONS • • • • • ATM Access Multiplexers DSLAM Applications Remote Access Equipment ATM LAN Switch Frame Relay Switch Connection Table SDRAM 15 Row/Col |
Original |
txc-058068/16-bitphast-12etxc-05806-mc+1 | |
TSM10N06Contextual Info: TSM10N06 60V N-Channel MOSFET TO-252 DPAK PRODUCT SUMMARY VDS (V) RDSON (mΩ) Pin Definition: 1. Gate 2. Drain 3. Source 60 Features ID (A) 65 @ VGS = 10V 10 80 @ VGS = 5V 10 110 @ VGS = 4V 9 Block Diagram ● Advance Trench Process Technology ● High Density Cell Design for Ultra Low On-resistance |
Original |
tsm10n06o-252tsm10n06cp | |