APP332
Abstract: AN332 DS2172 Bit Error Rate Tester
Contextual Info: Maxim > App Notes > COMMUNICATIONS CIRCUITS TELECOM Keywords: DS2172, bit error rate tester, BERT May 08, 2001 APPLICATION NOTE 332 DS2172 Simplified Receiver Operation Abstract: DS2172 Bit Error Rate Tester BERT simplified receiver operation during repetitive pattern mode.
|
Original
|
ds2172com/an332an332app332+2appnote332bit error rate tester
|
PDF
|
DS2174
Abstract: DS2172 DS31412 DS3146 DS3148
Contextual Info: Application Note 2706 Bit-Error-Rate Testing the DS314x Series of DS3/E3 Framers www.maxim-ic.com INTRODUCTION This application note demonstrates how to use pattern generation, synchronization, and bit test features of the DS2174 enhanced bit error-rate tester BERT with the single and multiport versions of the DS314x series of
|
Original
|
ds314xds2174ds2172/ds21372512-byte+8155mhz80mhz622mbpsds3141/2/3/4ds2172ds31412ds3146ds3148
|
PDF
|
C32-C40
Abstract: 50-Pin DIP Connector SMD diode DS1 DS2174 SMD TQFP microcontroller DS87C520-ECL how to use in crystal osc 11.0592mhz ECU-V1H102KBM DS2174DK SEMICONDUCTOR dallas
Contextual Info: DS2174DK Enhanced Bit Error-Rate Tester Design Kit www.maxim-ic.com GENERAL DESCRIPTION FEATURES The DS2174DK is a fully integrated demonstration kit for the DS2174 enhanced bit error-rate tester BERT . This demo kit contains all the necessary circuitry to evaluate the device in all modes of
|
Original
|
ds2174dkds2174rs-23244-pin+9com/ds2174c32-c4050-pin dip connector smddiode ds1smd tqfp microcontrollerds87c520-eclhow to use in crystal osc 11.0592mhzecu-v1h102kbmsemiconductor dallas
|
PDF
|
|
Contextual Info: Bit Error Rate Tester BitAlyzer BA Series Data Sheet BitAlyzer® Error Analysis to Rapidly Understand your BER Performance Limitations, Assess Deterministic versus Random Errors, Perform Detailed Pattern-dependent Error Analysis, Perform Error Burst Analysis, and Error-free Interval Analysis
|
Original
|
5w-25538-4 |
PDF
|
DS2652x
Abstract: 110E 2E15 DS26521 DS26522 DS26524 DS26528 0x1101-0x1102
Contextual Info: Maxim > App Notes > TELECOM Keywords: BERT, T1, E1, J1, Single Chip Transceiver SCT Dec 20, 2006 APPLICATION NOTE 3968 How to Use the Bit-Error-Rate Tester (BERT) on the DS2652x STCs Abstract: This application note explains how to configure the bit-error-rate tester (BERT) in the DS2652x
|
Original
|
ds2652xds26521ds26522ds26524+6ds26528an3968app3968110e2e150x1101-0x1102
|
PDF
|
lfsr galois
Abstract: free verilog code of prbs pattern generator lfsr fibonacci XAPP661 prbs pattern generator using analog verilog generating pwm verilog code PPC405 XAPP662 prbs using lfsr 8 bit LFSR for test pattern generation
Contextual Info: Application Note: Virtex-II Pro Family R XAPP661 v2.0 June 25, 2003 RocketIO Transceiver Bit-Error Rate Tester Author: Dai Huang and Michael Matera Summary This application note describes the implementation of a RocketIO transceiver bit-error rate tester (BERT) reference design demonstrating a serial link (1.0 Gb/s to 3.125 Gb/s) between
|
Original
|
xapp661powerpctm405ppc405an2002+8lfsr galoisfree verilog code of prbs pattern generatorlfsr fibonacciprbs pattern generator using analog veriloggenerating pwm verilog codexapp662prbs using lfsr8 bit lfsr for test pattern generation
|
PDF
|
free verilog code of prbs pattern generator
Abstract: verilog code 16 bit LFSR in PRBS pattern generator lfsr galois prbs using lfsr lfsr fibonacci XAPP661 verilog code for 10 gb ethernet verilog code 8 bit LFSR verilog HDL program to generate PWM
Contextual Info: Application Note: Virtex-II Pro Family R RocketIO Transceiver Bit-Error Rate Tester Author: Dai Huang and Michael Matera XAPP661 v2.0.2 May 24, 2004 Summary This application note describes the implementation of a RocketIO transceiver bit-error rate tester (BERT) reference design demonstrating a serial link (1.0 Gb/s to 3.125 Gb/s) between
|
Original
|
xapp661ppc405free verilog code of prbs pattern generatorverilog code 16 bit lfsr in prbs+7pattern generatorlfsr galoisprbs using lfsrlfsr fibonacciverilog code for 10 gb ethernetverilog code 8 bit lfsrverilog hdl program to generate pwm
|
PDF
|
DS2174
Abstract: AN389 APP389 DS2155 DS2156 DS2172 DS21Q55 not32 bc24
Contextual Info: Maxim > App Notes > TELECOM Keywords: T1, E1, J1, SCT, BERT, single chip transceiver, bit error rate test, SCTs, transceivers, bert controller Aug 13, 2002 APPLICATION NOTE 389 DS2155 Internal BERT Programming Abstract: Application note 389 describes how to use the internal Bit Error Rate Test BERT controller found in
|
Original
|
ds2155com/an389ds2156ds21q55+7an389app389appnote389ds2174ds2172not32bc24
|
PDF
|
fiber optic module circuit
Abstract: optical receiver ESCON AN36 RCC700A
Contextual Info: www.fairchildsemi.com Application Note 36 RCC700A Bit Error Rate Results at 200 Megabaud This application note provides a summary of Bit Error Rate BER results done on ESCON fiber optic transceivers as well as the combination of RCC700A and ESCON™ transceivers at 200 Megabaud. The results enable one to estimate
|
Original
|
rcc700aan50000036fiber optic module circuitoptical receiver+2esconan36
|
PDF
|
smartrf04eb
Abstract: swra097 rf Generator CC2500 FSK labview set top box RF DN503 cc2500 microcontroller interfacing RF MODULE CC2500 DN002
Contextual Info: Design Note DN002 Practical Sensitivity Testing By Morten Engjom Keywords • Receiver Testing • Sensitivity 1 • PER Packet Error Rate • BER (Bit Error Rate) Introduction To properly evaluate the receiver part of a transceiver, it is necessary to be able to
|
Original
|
dn002cc1100/cc2500swra097smartrf04eb+7rf generatorcc2500fsk labviewset top box rfdn503cc2500 microcontroller interfacingrf module cc2500
|
PDF
|
DS2174
Abstract: DS2174Q T DS2174Q DS2174QN
Contextual Info: DS2174 EBERT www.maxim-ic.com GENERAL DESCRIPTION FEATURES The DS2174 enhanced bit error-rate tester EBERT is a software-programmable test-pattern generator, receiver, and analyzer capable of meeting the most stringent error-performance requirements of digital transmission facilities. It
|
Original
|
ds2174ds2174qds2174qnds2174q t |
PDF
|
DS2174
Contextual Info: DS2174 EBERT www.maxim-ic.com GENERAL DESCRIPTION FEATURES The DS2174 enhanced bit error-rate tester EBERT is a software-programmable test-pattern generator, receiver, and analyzer capable of meeting the most stringent error-performance requirements of digital transmission facilities. It
|
Original
|
ds2174ds2174qn |
PDF
|
free verilog code of prbs pattern generator
Abstract: verilog code of prbs pattern generator lfsr galois PRBS29 64b/66b encoder prbs using lfsr verilog prbs generator verilog code 16 bit LFSR in PRBS verilog code 8 bit LFSR in scrambler XILINX/lfsr galois
Contextual Info: Application Note: Virtex-II Pro X FPGA Family R XAPP762 v1.0 Sept. 30, 2004 RocketIO X Bit-Error Rate Tester Reference Design Author: Dai Huang Summary This application note describes the implementation of a RocketIO X bit-error rate tester (XBERT) reference design. The reference design generates and verifies non-encoded highspeed serial data on one or multiple point-to-point links (2.5 Gb/s to 10 Gb/s) between
|
Original
|
xapp7623ae-2002free verilog code of prbs pattern generatorverilog code of prbs pattern generator+8lfsr galoisprbs2964b/66b encoderprbs using lfsrverilog prbs generatorverilog code 16 bit lfsr in prbsverilog code 8 bit lfsr in scramblerxilinx/lfsr galois
|
PDF
|
verilog code of prbs pattern generator
Abstract: free verilog code of prbs pattern generator verilog code 16 bit LFSR in PRBS VHDL CODE FOR 16 bit LFSR in PRBS verilog code 16 bit LFSR verilog code 8 bit LFSR in scrambler vhdl code for 16 prbs generator vhdl code 16 bit LFSR prbs pattern generator prbs using lfsr
Contextual Info: Application Note: Virtex-4 Family of FPGAs R Virtex-4 RocketIO Bit-Error Rate Tester Author: Vinod Kumar Venkatavaradan XAPP713 v1.1 April 18, 2007 Summary This application note describes the implementation of a Virtex -4 RocketIO™ bit-error rate tester (XBERT) reference design. The XBERT reference design generates and verifies nonencoded or 8B/10B-encoded high-speed serial data on one or multiple point-to-point links
|
Original
|
xapp7138b/10b-encoded40-bitverilog code of prbs pattern generator+9free verilog code of prbs pattern generatorverilog code 16 bit lfsr in prbsvhdl code for 16 bit lfsr in prbsverilog code 16 bit lfsrverilog code 8 bit lfsr in scramblervhdl code for 16 prbs generatorvhdl code 16 bit lfsrprbs pattern generatorprbs using lfsr
|
PDF
|
|
|
CCITT V.52
Abstract: MIL-STD-38510 RJ-013 books schmitt trigger cmos
Contextual Info: RJ-013 BIT ERROR RATE TESTER BERT FEATURES n n n n n n n n n Synchronous and asynchronous operation Implementation of five data patterns for synchronous operation Supports asynchronous characters of 8-11 bits Pattern compatible with V.52 Single error injections
|
Original
|
rj-01316-pinmil-std-38510ccitt v.52+1books schmitt trigger cmos
|
PDF
|
DS2172
Abstract: DS2172T DS2172TN PS22 PS29 PS30 ps12 type BEC23
Contextual Info: DS2172 Bit Error Rate Tester BERT www.dalsemi.com PIN ASSIGNMENT TDATA TDIS TCLK VSS VDD RCLK RDIS RDATA Generates/Detects digital bit patterns for analyzing, evaluating and troubleshooting digital communications systems Operates at speeds from DC to 52 MHz
|
Original
|
ds217232-bit32-pinds2172t+6ds2172tnps22ps29ps30ps12 typebec23
|
PDF
|
|
Contextual Info: DS2172 Bit Error Rate Tester BERT www.dalsemi.com FEATURES PIN ASSIGNMENT TDATA TDIS TCLK VSS VDD RCLK RDIS RDATA Generates/Detects digital bit patterns for analyzing, evaluating and troubleshooting digital communications systems Operates at speeds from DC to 52 MHz
|
Original
|
ds217232-bit32-pin |
PDF
|
PR11
Abstract: transistor bc29 32-PIN DS2172 DS2172T DS2172TN PS22 PS30 BC30
Contextual Info: DS2172 Bit Error Rate Tester BERT www.dalsemi.com FEATURES PIN ASSIGNMENT TDATA TDIS TCLK VSS VDD RCLK RDIS RDATA Generates/Detects digital bit patterns for analyzing, evaluating and troubleshooting digital communications systems Operates at speeds from DC to 52 MHz
|
Original
|
ds217232-bit32-pinpr11+6transistor bc29ds2172tds2172tnps22ps30bc30
|
PDF
|
32-PIN
Abstract: DS2172 DS2172T DS2172TN PS22 PS30 O.151
Contextual Info: DS2172 Bit Error Rate Tester BERT www.dalsemi.com FEATURES PIN ASSIGNMENT TDATA TDIS TCLK VSS VDD RCLK RDIS RDATA Generates/Detects digital bit patterns for analyzing, evaluating and troubleshooting digital communications systems Operates at speeds from DC to 52 MHz
|
Original
|
ds217232-bit32-pinds2172t+4ds2172tnps22ps30o.151
|
PDF
|
32-PIN
Abstract: DS2172 PS22 PS29 PS30
Contextual Info: DS2172 Bit Error Rate Tester BERT www.dalsemi.com Generates/Detects digital bit patterns for analyzing, evaluating and troubleshooting digital communications systems Operates at speeds from DC to 52 MHz Programmable polynomial length and feedback taps for generation of any other
|
Original
|
ds217232-bit32-pinps22+2ps29ps30
|
PDF
|
HXNV01600
Contextual Info: HXNV01600 16 Megabit Non-Volatile Magneto-Resistive RAM Features • ■ ■ ■ ■ ■ ■ ■ Total Dose Hardness 1x106 rad Si Dose Rate Upset Hardness 1x1010 rad(Si)/s Dose Rate Survivability 1x1012 rad(Si)/s Soft Error Rate ≤ 1x10-10 upsets/bit-day
|
Original
|
hxnv016001x1061x10101x1012+31x10-101x1014ads-14229
|
PDF
|
LB4 bridge diode
Abstract: ps3 power supply DS2172 PS22 PS29 PS30 ps12 type
Contextual Info: DS2172 DS2172 Bit Error Rate Tester BERT FEATURES PIN ASSIGNMENT TDATA TDIS TCLK VSS VDD RCLK RDIS RDATA • Generates/Detects digital bit patterns for analyzing, evaluating and troubleshooting digital communications systems • Operates at speeds from DC to 52 MHz
|
Original
|
ds2172lb4 bridge diodeps3 power supplyps22+3ps29ps30ps12 type
|
PDF
|
BEC26
Abstract: DS2172 PS22 PS29 PS30
Contextual Info: DS2172 DS2172 Bit Error Rate Tester BERT FEATURES PIN ASSIGNMENT TDATA TDIS TCLK VSS VDD RCLK RDIS RDATA • Generates/Detects digital bit patterns for analyzing, evaluating and troubleshooting digital communications systems • Operates at speeds from DC to 52 MHz
|
Original
|
ds2172bec26ps22ps29+1ps30
|
PDF
|
PS24
Abstract: PR27 4093 motorola 32-PIN DS21372 DS21372N PS22 PS29 PS30 BC28
Contextual Info: DS21372 3.3V Bit Error Rate Tester BERT www.dalsemi.com TDATA TDIS TCLK VSS VDD RCLK RDIS RDATA Generates/detects digital bit patterns for analyzing, evaluating and troubleshooting digital communications systems Operates at speeds from DC to 20 MHz Programmable polynomial length and
|
Original
|
ds2137232-bit32-pinps24+7pr274093 motorolads21372nps22ps29ps30bc28
|
PDF
|
