Part Number
    Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    BIT ERROR RATE TESTER Search Results

    BIT ERROR RATE TESTER Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    54S189J/C
    Rochester Electronics LLC 54S189 - 64-Bit Random Access Memory PDF Buy
    MP-54RJ45DNNE-010
    Amphenol Cables on Demand Amphenol MP-54RJ45DNNE-010 Cat5e STP Double Shielded Patch Cable (Braid+Foil Screened) with RJ45 Connectors - 350MHz CAT5e Rated 10ft PDF
    MP-54RJ45SNNE-025
    Amphenol Cables on Demand Amphenol MP-54RJ45SNNE-025 Cat5e STP Shielded Patch Cable (Foil-Screened) with RJ45 Connectors - 350MHz CAT5e Rated 25ft PDF
    MP-54RJ45DNNE-007
    Amphenol Cables on Demand Amphenol MP-54RJ45DNNE-007 Cat5e STP Double Shielded Patch Cable (Braid+Foil Screened) with RJ45 Connectors - 350MHz CAT5e Rated 7ft PDF
    MP-54RJ45SNNE-015
    Amphenol Cables on Demand Amphenol MP-54RJ45SNNE-015 Cat5e STP Shielded Patch Cable (Foil-Screened) with RJ45 Connectors - 350MHz CAT5e Rated 15ft PDF

    BIT ERROR RATE TESTER Datasheets Context Search

    Catalog Datasheet Type Document Tags PDF

    32-PIN

    Abstract: DS21372 DS21372T DS21372TN PS22 PS30
    Contextual Info: DS21372 3.3V Bit Error Rate Tester BERT www.dalsemi.com TDATA TDIS TCLK VSS VDD RCLK RDIS RDATA Generates/detects digital bit patterns for analyzing, evaluating and troubleshooting digital communications systems Operates at speeds from DC to 20 MHz Programmable polynomial length and


    Original
    DS21372 32-bit DS21372 32-PIN DS21372T DS21372TN PS22 PS30 PDF

    BEC20

    Contextual Info: DALLAS SEMICONDUCTOR FEATURES DS2172 Bit Error Rate Tester BERT PIN ASSIGNMENT • Gene rates/Detects digital bit patterns for analyzing, evaluating and troubleshooting digital com m unica­ tions systems t 22 Ij m o * - 1 Q O Q o o Q o I- I— I— > > cc cc cc


    OCR Scan
    PDF

    Contextual Info: DALLAS s e m ic o n d u c t o r DS2172 Bit Error Rate Tester BERT PIN ASSIGNMENT FEATURES • Generates/Detects digital bit patterns for analyzing, evaluating and troubleshooting digital communica­ tions systems “û h ( 32 • Operates at speeds from DC to 52 MHz


    OCR Scan
    PDF

    AN1040

    Abstract: AN-1040 AN-808 AN-916 AN-977 DS90C031 DS90C032 28-2.54 MultiBERT Berk-Tek
    Contextual Info: LVDS CABLE DRIVING PERFORMANCE This report provides the results of a series of Bit Error Rate tests performed on the DS90C031/2 LVDS Quad Line Drive/ Receiver devices. Four drivers were used to drive 1 to 5 meters of standard twisted pair cables at selected data rates.


    Original
    DS90C031/2 an012808 AN1040 AN-1040 AN-808 AN-916 AN-977 DS90C031 DS90C032 28-2.54 MultiBERT Berk-Tek PDF

    iso 10373-7 loop

    Abstract: cyclic redundancy check LRI512 ISO15693 1 out of 4 inventory request AI06668 iso 10373-7 ISO15693 LRI512 ISO10373-7 7816-6 AM1
    Contextual Info: LRI512 Memory TAG IC 512 bit High Endurance EEPROM 13.56MHz, ISO 15693 Standard Compliant with E.A.S. FEATURES SUMMARY • ISO15693 Standard: Fully Compliant ■ 13.56 MHz ±7 kHz Carrier Frequency ■ To the LRI512: 10% or 100% ASK modulation using: – 1/4 pulse position coding 26 kbit/s


    Original
    LRI512 56MHz, ISO15693 LRI512: 64-bit 32-bit iso 10373-7 loop cyclic redundancy check LRI512 ISO15693 1 out of 4 inventory request AI06668 iso 10373-7 LRI512 ISO10373-7 7816-6 AM1 PDF

    Contextual Info: LRI2K 13.56 MHz, 2048-bit EEPROM tag IC with 64-bit UID and kill code, ISO 15693 and ISO 18000-3 Mode 1 compliant Preliminary Data Features • ISO 15693 standard fully compliant ■ ISO 18000-3 Mode 1 standard fully compliant ■ 13.56 MHz ±7k Hz carrier frequency


    Original
    2048-bit 64-bit PDF

    Contextual Info: LRIS64K 64 Kbit EEPROM tag IC at 13.56 MHz with 64-bit UID and password based on ISO/IEC 15693 and ISO/IEC 18000-3 Mode 1 Preliminary data Features • Based on ISO/IEC 15693 and ISO/IEC 18000-3 mode 1 standards ■ 13.56 MHz ±7 kHz carrier frequency ■


    Original
    LRIS64K 64-bit 40-year PDF

    marking a7t

    Abstract: block diagram of VCD block diagram of VCD and its functions decision support system of an airline sof marking marking A1t SUBCaRRIER MODULATION 13,56 mhz antenna
    Contextual Info: LRI2K 13.56 MHz, 2048-bit EEPROM tag IC with 64-bit UID and kill code, ISO 15693 and ISO 18000-3 Mode 1 compliant Features • ISO 15693 standard fully compliant ■ ISO 18000-3 Mode 1 standard fully compliant ■ 13.56 MHz ±7k Hz carrier frequency ■ To tag: 10% or 100% ASK modulation using


    Original
    2048-bit 64-bit marking a7t block diagram of VCD block diagram of VCD and its functions decision support system of an airline sof marking marking A1t SUBCaRRIER MODULATION 13,56 mhz antenna PDF

    demodulator fpga

    Abstract: INTERSIL Cross Reference Search P19AB AN9935 P3056 AN993 implementation of qpsk modulator and demodulator 32QAM ISL837030 ISL83740
    Contextual Info: ISL837030, ISL83740 Programmer’s Reference User Guide AN9935.5 May 2002 Broadband Wireless Modem Solutions CONTENTS Getting Started . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3 Monitor and Control Communication Setup . . . . 3 Command/Response Format . . . . . . . . . . . . . . . 3


    Original
    ISL837030, ISL83740 AN9935 demodulator fpga INTERSIL Cross Reference Search P19AB P3056 AN993 implementation of qpsk modulator and demodulator 32QAM ISL837030 PDF

    Contextual Info: Product Folder Sample & Buy Technical Documents Support & Community Tools & Software DAC37J84, DAC38J84 SLASE17B – JANUARY 2014 – REVISED MARCH 2014 DAC3xJ84 Quad-Channel, 16-Bit, 1.6/2.5 GSPS, Digital-to-Analog Converters with 12.5 Gbps JESD204B Interface


    Original
    DAC37J84, DAC38J84 SLASE17B DAC3xJ84 16-Bit, JESD204B DAC37J84/DAC38J84 JESD204B 16-Bit PDF

    Contextual Info: M24LR64E-R Dynamic NFC/RFID tag IC with 64-Kbit EEPROM, energy harvesting, I²C bus and ISO 15693 RF interface Datasheet - production data Contactless interface • ISO 15693 and ISO 18000-3 mode 1 compatible • 13.56 MHz ± 7 kHz carrier frequency SO8 MN


    Original
    M24LR64E-R 64-Kbit 64-bit 32-bit DocID022712 PDF

    m24lr16

    Abstract: M24LR16E-R
    Contextual Info: M24LR16E-R 16-bit EEPROM with password protection, dual interface & energy harvesting: 400 kHz I²C bus & ISO 15693 RF protocol at 13.56 MHz Datasheet −production data Features I2C interface • Two-wire I2C serial interface supports 400 kHz protocol ■


    Original
    M24LR16E-R 16-bit m24lr16 M24LR16E-R PDF

    Contextual Info: M24LR04E-R Dynamic NFC/RFID tag IC with 4-Kbit EEPROM, energy harvesting, I²C bus and ISO 15693 RF interface Datasheet - production data Contactless interface • ISO 15693 and ISO 18000-3 mode 1 compatible • 13.56 MHz ±7k Hz carrier frequency SO8 MN


    Original
    M24LR04E-R 64-bit 32-bit DocID022208 PDF

    schematics power supply FTA satellite receiver

    Abstract: Si2209 Si21xx LNB power controller with step-up dvb-s modulator lnb schematic si2107xfm DISEQC SWITCH lnb analog tv SD0705
    Contextual Info: S i 2 1 0 7 / 0 8 / 0 9/10 SATELLITE RECEIVER FOR DVB-S/DSS Features Automatic acquisition and fade recovery Automatic gain control On-chip blind scan accelerator Si2109/10 only DiSEqC 2.2 support Power, C/N, and BER estimators I2C bus interface 3.3/1.8 V supply, 3.3 V I/O


    Original
    Si2109/10 Si2107/08/09/10 Si2108/10 schematics power supply FTA satellite receiver Si2209 Si21xx LNB power controller with step-up dvb-s modulator lnb schematic si2107xfm DISEQC SWITCH lnb analog tv SD0705 PDF

    fpga based Numerically Controlled Oscillator

    Abstract: SVDD18 AD9128 0x17B
    Contextual Info: Preliminary Technical Data Dual 16 Bit, 1.25GSPS Signal Processing DAC with JESD204A Serial Interface AD9128 quadrature modulators such as the ADL537x Broadband QMOD series. FEATURES Low power: 1.4 W @ 1.0 GSPS, 1.2 @ 614 MSPS, full operating conditions Data Interface through Four 3.125Gbps JESD204A compliant


    Original
    25GSPS JESD204A AD9128 ADL537x AD9128 700mVp-p. 56-Lead CP-56-5) fpga based Numerically Controlled Oscillator SVDD18 0x17B PDF

    Contextual Info: DAC37J82 DAC38J82 www.ti.com SLASE16A – JANUARY 2014 – REVISED JANUARY 2014 Dual-Channel, 16-Bit, 1.6/2.5 GSPS, Digital-to-Analog Converter with 12.5 Gbps JESD204B Interface FEATURES DESCRIPTION • • The pin-compatible DAC37J82/DAC38J82 family is a


    Original
    DAC37J82 DAC38J82 SLASE16A 16-Bit, JESD204B DAC37J82, DAC37J82/DAC38J82 JESD204B PDF

    RGMII constraints

    Abstract: RGMII SGMII
    Contextual Info: TLK2226 www.ti.com SLLS689C – JANUARY 2006 – REVISED MAY 2006 6 PORT GIGABIT ETHERNET TRANSCEIVER FEATURES • • • • • • • • • • • • • Six 1.25 Gigabits Per Second Gbps Synchronizable Transceivers (Support for 100 Mbps 100Base-FX Mode)


    Original
    TLK2226 SLLS689C 100Base-FX 25Gb/sec 8b/10b 1/10th RGMII constraints RGMII SGMII PDF

    P5000

    Abstract: P6000
    Contextual Info: P6000A/P5000 Programmable Counter/Timer Operator’s Manual NEWPORT Electronics, Inc. Additional products from NEWPORT Electronics, Inc. Rate Meters Timers Totalizers Strain Gauge Meters Voltmeters Multimeters Soldering Iron Testers pH pens pH Controllers


    Original
    P6000A/P5000 1-800-NEWPORT® 800-NEWPORTSM D-75392 M911/N/0103 11364ML-01 P5000 P6000 PDF

    AGC230

    Abstract: SD050 AN298 AN298 silicon labs diseqc* LNB POWER Si2110 schematic diagram pulse with modulator DEV30 SD0705 SI2109
    Contextual Info: S i 2 1 0 7 / 0 8 / 0 9/10 S A T E L L I T E R E C E I V E R F O R D V B -S /D S S W I T H QUICKLOCK AND QUICKSCAN Features Automatic acquisition and fade recovery Automatic gain control On-chip blind scan accelerator with QuickScan Si2109/10 only DiSEqC 2.2 support


    Original
    Si2109/10 Si2107/08/09/10 Si2108/10 AGC230 SD050 AN298 AN298 silicon labs diseqc* LNB POWER Si2110 schematic diagram pulse with modulator DEV30 SD0705 SI2109 PDF

    Contextual Info: TL16C552A, TL16C552AM DUAL ASYNCHRONOUS COMMUNICATIONS ELEMENT WITH FIFO SLLS189D – NOVEMBER 1994 – REVISED JANUARY 1999 D D D D D D D D IBM PC/AT  Compatible Two TL16C550 ACEs Enhanced Bidirectional Printer Port 16-Byte FIFOs Reduce CPU Interrupts


    Original
    TL16C552A, TL16C552AM SLLS189D TL16C550 16-Byte 16-MHz TL16C552AFN TL16C552AFNR TL16C552AIFN TL16C552AMHV PDF

    129P

    Abstract: msu 305
    Contextual Info: Single T1/E1/J1 Long Haul / Short Haul Transceiver IDT82P2281 Version 2 October 7, 2003 2975 Stender Way, Santa Clara, Califormia 95054 Telephone: 800 345-7015 • TWX: 910-338-2070 • FAX: (408) 492-8674 Printed in U.S.A. 2001 Integrated Device Technology, Inc.


    Original
    IDT82P2281 82P2281 129P msu 305 PDF

    SDH ADM

    Abstract: MultiService Access Platform Frame structure for Multiplexing of four E2 streams into E3 stream barker code motorola STM-1 Physical interface PHY STS-3c-SPE DS33 k4h561638f trace code micron label
    Contextual Info: ABRIDGED DATA SHEET Rev: 101508 DS33M30/DS33M31/DS33M33 Ethernet Over SONET/SDH Mapper _ General Description _Features ♦ Support for EoS in One STS-3c/VC-4, EoS Over Up to Three Concatenated STS-1/VC-3s,


    Original
    DS33M30/DS33M31/DS33M33 52Mbps 512Mb DS33X11/ DS33X41 com/DS33M30. SDH ADM MultiService Access Platform Frame structure for Multiplexing of four E2 streams into E3 stream barker code motorola STM-1 Physical interface PHY STS-3c-SPE DS33 k4h561638f trace code micron label PDF

    tr/P45/marking code M31

    Contextual Info: Rev 1; 010809 DS33M30/DS33M31/DS33M33 Ethernet Over SONET/SDH Mapper _ General Description _Features ♦ Support for EoS in One STS-3c/VC-4, EoS Over Up to Three Concatenated STS-1/VC-3s, and EoPoS Over Up to Three Concatenated


    Original
    DS33M30/DS33M31/DS33M33 52Mbps 512Mb DS33M30/M31/M33 DS33M31 DS33M33 tr/P45/marking code M31 PDF

    Contextual Info: TLK3101 2.5 Gbps to 3.125 Gbps TRANSCEIVER SCAS649A – AUGUST 2000 – REVISED FEBRUARY 2001 D D D D D D Hot-Plug Protection 2.5 Gigabits to 3.125 Gigabits Per Second Gbps Serializer/Deserializer High Performance 64-Pin VQFP Thermally Enhanced Package (PowerPAD)


    Original
    TLK3101 SCAS649A 64-Pin 8-Bit/10-Bit PDF