BIT 3501 ARCHITECTURE Search Results
BIT 3501 ARCHITECTURE Result Highlights (5)
| Part | ECAD Model | Manufacturer | Description | Download | Buy |
|---|---|---|---|---|---|
| 54S189J/C |
|
54S189 - 64-Bit Random Access Memory |
|
||
| 63743-5010LF |
|
Metral® High Speed 1000 Series, Backplane Connectors, Header, Vertical Signal, 5 Row, Press-Fit, 60 Position, Select Load, Standard | |||
| 10106268-6003501LF |
|
PwrBlade+® , Power Connectors, 3ACP+12S+3ACP STB, Vertical, Receptacle. | |||
| 95293-501-03LF |
|
BergStik®, Board to Board connector, Unshrouded vertical header, Surface mount, Single Row,3 Positions, 2.54 mm (0.100in) Pitch. | |||
| 95293-501A06LF |
|
BergStik®, Board to Board connector, Unshrouded vertical header, Surface mount, Single Row,6 Positions, 2.54 mm (0.100in) Pitch. |
BIT 3501 ARCHITECTURE Datasheets Context Search
| Catalog Datasheet | Type | Document Tags | |
|---|---|---|---|
MC68B09EP
Abstract: MC6809EP MC68A09EP 68B09E MC6809E S6809P mc68b09e MC68B09EL 6809P mc68a09e
|
OCR Scan |
MC6809E M6800 A13321-3 DS9846-R2 MC6809E/D MC68B09EP MC6809EP MC68A09EP 68B09E S6809P mc68b09e MC68B09EL 6809P mc68a09e | |
mc6805p2
Abstract: mc68705p3s MC68705P3L mc68705p3 ADI-1031 marking f6 M6800 programming manual MC6805P6P 134mO MC68A05P2P
|
OCR Scan |
ADI-1031 Mot21 A17774-1 C37306 ADI1031 mc6805p2 mc68705p3s MC68705P3L mc68705p3 ADI-1031 marking f6 M6800 programming manual MC6805P6P 134mO MC68A05P2P | |
MC6809
Abstract: mc68b09cp MC6809P MC68B09P mc68a09 MC6809L mc6809 Application note MC6809CS MC6809 package motorola 6809 instruction set
|
OCR Scan |
MC6809 M6800 A12009-11 MC6809/D mc68b09cp MC6809P MC68B09P mc68a09 MC6809L mc6809 Application note MC6809CS MC6809 package motorola 6809 instruction set | |
bit 3501 Architecture
Abstract: P82P96 pcf8574 Application Note i2c qa AN256 PTN3500 PTN3501 I2C applications PCF8574 P82B96PN
|
Original |
AN256 PTN3500/PTN3501 PTN3500/3501 PTN3500 PTN3501 256x8 PTN350x bit 3501 Architecture P82P96 pcf8574 Application Note i2c qa AN256 I2C applications PCF8574 P82B96PN | |
signal path designerContextual Info: PRELIMINARY D E V IC E S P E C IF IC A T IO N 320000 SERIES ECL/TTL "TURBO" LOGIC ARRAYS 020000 FEATURES PERFORMANCE SUMMARY PARAMETER Typical gate delay* Maximum toggle frequency Maximum TTL input frequency Maximum TTL output frequency Maximum ECL input frequency |
OCR Scan |
/D1203-0589 signal path designer | |
SSOP20
Abstract: ZADCS1282
|
Original |
ZADCS1282/1242/1222 12-Bit, 200ksps, 200ksps SSOP20 ZADCS1282 | |
SSOP20
Abstract: ZADCS1282
|
Original |
ZADCS1282/1242/1222 12-Bit, 200ksps, 200ksps SSOP20 ZADCS1282 | |
SSOP20Contextual Info: ZADCS1082/1042/1022 10-Bit, 250ksps, Serial Output ADC Family Datasheet Description Features • Single Supply Operation: + 2.7V … + 5.25V Family approach providing 2 / 4 / 8-Channel Single-Ended or 1 / 2 / 4-Channel Differential Inputs Up to 250ksps Conversion Rate |
Original |
ZADCS1082/1042/1022 10-Bit, 250ksps, 250ksps SSOP20 | |
signal path designerContextual Info: PRELIMINARY DEVICE SPECIFICATION Q20000 SERIES ECL/TTL TURBO" LOGIC ARRAYS 020000 FEATURES • Up to 24000 gates, channelless architecture • 100ps equivalent gate delays • Ultra low power ,5-1.0mW/gate • 10K, 10KH, 100K ECL and mixed ECL/TTL capability |
OCR Scan |
Q20000 100ps SA/D1203-1089 signal path designer | |
ATMEGA 16 AU
Abstract: ARM11 atmel 64PIN euro connectors servo motor atmega atmel fifo 100pin atmega servo motor controller greenhills arm9 compiler ps2 keyboard interface in arm7 asic motor controller qfp100 OF ARM9
|
Original |
AT91Series ARM920T ARM926EJ-S 256KByte 32-bit 2005-DJAN-1905 ATMEGA 16 AU ARM11 atmel 64PIN euro connectors servo motor atmega atmel fifo 100pin atmega servo motor controller greenhills arm9 compiler ps2 keyboard interface in arm7 asic motor controller qfp100 OF ARM9 | |
Hyundai central locking
Abstract: bit 3501 Architecture HY29DL162 HY29DL163
|
Original |
HY29DL162/HY29DL163 100pF Hyundai central locking bit 3501 Architecture HY29DL162 HY29DL163 | |
28.322 MHZ oscillator
Abstract: 100 ria 120 Crystal Oscillator 14.31818MHz ria 120 TLO 64 N ICD2061A ICD2061ASC-1 VCLK generator ttl
|
Original |
ICD2061A 21-bit 28.322 MHZ oscillator 100 ria 120 Crystal Oscillator 14.31818MHz ria 120 TLO 64 N ICD2061A ICD2061ASC-1 VCLK generator ttl | |
|
Contextual Info: fax id: 3501 IC D 2 0 6 1 A Dual Programmable Graphics Clock Generator Features • Second generation dual oscillator graphics clock gen erator • 2 independent clock outputs from 390 KHz to 100 MHz • Individually programmable oscillators using a highly |
OCR Scan |
21-bit | |
ICD2061ASC-1
Abstract: ICD2061ASC ICD2061 ICD2061A ICD2061 Cypress
|
OCR Scan |
21-bit ICD2061ASC-1 ICD2061ASC ICD2061 ICD2061A ICD2061 Cypress | |
|
|
|||
SSOP20Contextual Info: ZADCS1082/1042/1022 10-Bit, 250ksps, Serial Output ADC Family Datasheet Features Description • Single Supply Operation: + 2.7V … + 5.25V · Family approach providing 2 / 4 / 8-Channel Single-Ended or 1 / 2 / 4-Channel Differential Inputs · Up to 250ksps Conversion Rate |
Original |
ZADCS1082/1042/1022 10-Bit, 250ksps, 250ksps SSOP20 | |
SSOP20Contextual Info: ZADCS0882/0842/0822 8-Bit, 300ksps, Serial Output ADC Family Datasheet Features Description • Single Supply Operation: + 2.7V … + 5.25V · Family approach providing 2 / 4 / 8-Channel Single-Ended or 1 / 2 / 4-Channel Differential Inputs · Up to 300ksps Conversion Rate |
Original |
ZADCS0882/0842/0822 300ksps, 300ksps SSOP20 | |
|
Contextual Info: Precision Analog Microcontroller, Tunable Optical Control Microcontroller ADuCM310 Data Sheet FEATURES External 16 MHz crystal option External clock source Memory 2x 128 kB Flash/EE memories, 32 kB SRAM In-circuit download, SW-DP-based debugging Software triggered in-circuit reprogrammability |
Original |
ADuCM310 28-pin 32-element BC-112-4) ADuCM310BBCZ ADuCM310BBCZ-RL EVAL-ADuCM310QSPZ 112-Ball D13040-0-5/15 | |
|
Contextual Info: fax id: 3501 Sm ^ |> » r ICD2061A ! f~~* j*'' |^ ]L~|_? Dual Programmable Graphics Clock Generator Features • S eco nd g en era tio n dual o s c illa to r g rap h ic s clo c k g e n erato r • 2 in d ep en d en t clo c k o u tp u ts from 390 K H z to 100 M H z |
OCR Scan |
ICD2061A | |
|
Contextual Info: SIEM ENS Microcomputer Components 16-Bit CMOS Single-Chip Microcontroller • ■ ■ tfililM i Cl 61V / Cl 61K / Cl 610 Data Sheet 03.97 Preliminary C161V / C161K / C1610 Revision History: Version 03.97 Preliminary Previous Releases: Original Version 09.96 (Advance Information) |
OCR Scan |
16-Bit C161V C161K C1610 | |
DIODE PK1N
Abstract: diode s453 eeprom s130 cx 2601 yx 801 ic pk1n diode s526 4419 power ic S432 DIODE schottky S134 .5A
|
Original |
ST7773 ST7773 262K-color, 8-bits/9-bits/16-bits/18-bits 176x220x18 componenD17 8080-Series 18-bit DIODE PK1N diode s453 eeprom s130 cx 2601 yx 801 ic pk1n diode s526 4419 power ic S432 DIODE schottky S134 .5A | |
microcontroller based dot matrix message display
Abstract: db3 c101 3843 application note 64 x 102 pixels matrix LCD controller/driver C101 PCF8813 c3069
|
Original |
PCF8813 SCA76 R15/02/pp72 microcontroller based dot matrix message display db3 c101 3843 application note 64 x 102 pixels matrix LCD controller/driver C101 PCF8813 c3069 | |
C101
Abstract: PCF8813 C3069 10XMAX
|
Original |
PCF8813 SCA74 403512/01/pp72 C101 PCF8813 C3069 10XMAX | |
rcl 3702
Abstract: 8086 instruction set BD 3444 fs CS 3758 GP 8086 opcode machine code CD03 diode gp 421 intel 8086 instruction set m322A 8086 Programmers Reference Manual
|
Original |
IA-32 16-byte-aligned. m128d rcl 3702 8086 instruction set BD 3444 fs CS 3758 GP 8086 opcode machine code CD03 diode gp 421 intel 8086 instruction set m322A 8086 Programmers Reference Manual | |
s46 hall
Abstract: LC6554 kyocera 433 k lc6543c LC6500 FAP-40-03 l6546l 64x4-Bit EVA-410
|
OCR Scan |
LC6543N/F/L, 6546N/F/L LC6546N/F/L LC650frieries JkC6546% 63B2B s46 hall LC6554 kyocera 433 k lc6543c LC6500 FAP-40-03 l6546l 64x4-Bit EVA-410 | |