Appnote60
Contextual Info: Eclipse Family Data Sheet • • • • • • Combining Performance, Density, and Embedded RAM Device Highlights Flexible Programmable Logic • 0.25 µ, 5 layer metal CMOS process • 2.5 V Vcc, 2.5/3.3 V dive capable I/O • Up to 4032 logic cells • Up to 583,000 max system gates
|
Original
|
304-bitappnote60 |
PDF
|
ds3600
Abstract: MAX16012 MAX16016 MAX16021 MAX16056 MAX6715A MAX6716A MAX6730A
Contextual Info: Maxim > App Notes > Microprocessor supervisor circuits Keywords: cpu supervisors, watchdog timer, chip enable, sense input, cpu supervisor, chip enable gating, early warning signal, watchdog, CPU, PFI, PFO, power-fail input, power-fail output, NMI, nonmaskable interrupt, CEI, CEIN, chip-enable input, CEO, CEOUT, chip-enable
|
Original
|
max6715amax6716acom/an589an589+8app589appnote589ds3600max16012max16016max16021max16056max6730a
|
PDF
|
|
Contextual Info: Eclipse Family Data Sheet • • • • • • Combining Performance, Density, and Embedded RAM Device Highlights Flexible Programmable Logic • 0.25 µm, 5 layer metal CMOS process • 2.5 V Vcc, 2.5/3.3 V dive capable I/O • Up to 4032 logic cells • Up to 583,000 max system gates
|
Original
|
304-bit |
PDF
|
ECU schematic diagram
Contextual Info: QL6250E Eclipse-E Data Sheet •••••• FPGA Combining Performance, Density, and Embedded RAM Device Highlights Advanced Clock Network • Nine global clock networks: Flexible Programmable Logic One dedicated • 0.18 µm six layer metal CMOS process
|
Original
|
ql6250e304-bitecu schematic diagram |
PDF
|
|
Contextual Info: Eclipse-II Family Data Sheet • • • • • • Ultra-Low Power FPGA Combining Performance, Density, and Embedded RAM Device Highlights Advanced Clock Network • Multiple dedicated low skew clock networks Flexible Programmable Logic • High drive input-only networks
|
Original
|
|
PDF
|
Appnote60
Contextual Info: QL6325E Eclipse-E Data Sheet •••••• FPGA Combining Performance, Density, and Embedded RAM Device Highlights Advanced Clock Network • Nine global clock networks: Flexible Programmable Logic One dedicated • 0.18 µm six layer metal CMOS process
|
Original
|
ql6325e304-bitappnote60 |
PDF
|
MAX6373
Abstract: AN582 APP582 MAX6369-MAX6374 MAX6371
Contextual Info: Maxim > App Notes > MICROPROCESSOR SUPERVISOR CIRCUITS Keywords: watchdog timer, power on LED, LED indicator, watchdog, connect/disconnect, pushbutton reset, manual reset, pushbutton, long manual reset May 01, 2001 APPLICATION NOTE 582 Watchdog Timer Assumes Varied Roles
|
Original
|
max6369-max6374com/an582max6371max6373+3an582app582appnote582
|
PDF
|
maxim rs232 multiplexer
Abstract: maxim rs232 MULTIPLEXER IC maxim rs-232 transceiver AN588 MAX399 MAX3221 uart mux mux 232 5v rs232 UART interface maxim rs232 interface of rs232 to UART IC APP588 MULTIPLEXER IC
Contextual Info: Maxim > App Notes > INTERFACE CIRCUITS SWITCHES AND MULTIPLEXERS Keywords: RS-232, rs232, EIA/TIA-232, UART, MUX, multiplexer, multi-drop RS-232, shared UART, RS232, transceivers Nov 01, 2000 APPLICATION NOTE 588 Multiplexer Enables Pseudomultidrop RS-232 Transmission
|
Original
|
rs-232rs232eia/tia-232com/an588+10maxim rs232 multiplexermaxim rs232 multiplexer ic maxim rs-232 transceiveran588 max399 max3221uart muxmux 2325v rs232 uart interfacemaxim rs232interface of rs232 to uart icapp588multiplexer ic
|
PDF
|
VGA to vga CABLE CONNECTION DIAGRAM
Abstract: AN585 APP585 MAX2114 MAX2721
Contextual Info: Maxim > App Notes > WIRELESS, RF, AND CABLE Keywords: rf, transceiver, satellite, tuner, modulator, rfic, rf ics May 01, 2001 APPLICATION NOTE 585 Block Diagram for a Radio Design Solution for a Satellite ISP Application Abstract: Presents a block diagram for a satellite ISP. Uses the MAX2114 direct conversion tuner IC which has an on-chip
|
Original
|
max2114-25dbm-68dbmmax2721+635dbc30dbccom/an585an585vga to vga cable connection diagramapp585
|
PDF
|
CATV Amplifier Application
Abstract: catv amplifier block diagram for tdma block diagram AN587 amplifier mode transformer catv APP587 MAX3510 5-42MHz
Contextual Info: Maxim > App Notes > WIRELESS, RF, AND CABLE Keywords: rf, rfic, CATV, docsis, cable ics, cable modem, rf ics, integrated circuits May 01, 2001 APPLICATION NOTE 587 Block Diagram for MAX3510 Upstream CATV Amplifier Application Abstract: Block diagram for MAX3510 upstream CATV amplifier application. Meets DOCSIS standards. Diagram
|
Original
|
max35105-42mhz-60dbc34dbmv+1064dencom/an587catv amplifier applicationcatv amplifierblock diagram fortdma block diagraman587amplifier mode transformercatvapp587
|
PDF
|
heartbeat counter
Abstract: heartbeat rate using microcontroller 8051 8051 reset circuit DS1232 timer 8051 c programming examples AN581 APP581 DS1077 DS1232 DS1267
Contextual Info: Maxim > App Notes > MICROPROCESSOR SUPERVISOR CIRCUITS Keywords: power on reset, por, push-button reset, manual reset, debounced, power fail, watchdog timer, strobe timer, selectable reset timeout, reset threshold, programming 8051, microprocessor supervisor
|
Original
|
ds12328051-basedcom/an581an581+9app581appnote581heartbeat counterheartbeat rate using microcontroller 80518051 reset circuitds1232 timer8051 c programming examplesds1077ds1267
|
PDF
|
FAD27
Contextual Info: QL58x2 Enhanced QuickPCI Family Data Sheet • • • • • • 33/66 MHz/32-bit PCI Master/Target with Embedded Programmable Logic, Embedded Computational Units, and Dual Port SRAM Device Highlights Extendable PCI Functionality High Performance PCI Controller
|
Original
|
ql58x2hz/32-bit32-bitfad27 |
PDF
|
QL6325E
Abstract: LVCMOS25 QL6250E QL8025 QL8025-7PV100C QL8050 QL8150 QL8250 QL8325 OA47
Contextual Info: Eclipse-II Family Data Sheet • • • • • • Ultra-Low Power FPGA Combining Performance, Density, and Embedded RAM Device Highlights Advanced Clock Network • Multiple dedicated low skew clock networks Flexible Programmable Logic • High drive input-only networks
|
Original
|
11ightql6325elvcmos25ql6250e+7ql8025ql8025-7pv100cql8050ql8150ql8250ql8325oa47
|
PDF
|
A-AF14
Abstract: w17 transistor w21 transistor m14 AA10 QL7100 QL7100-4PQ208C QL7100-4PS484C QL7100-4PT280C QL7120 QL7160
Contextual Info: EclipsePlus Family Data Sheet •••••• Combining Performance, Density, and Embedded RAM Device Highlights Flexible Programmable Logic • 0.25 µm five layer metal CMOS process • 2.5 V VCC, 2.5/3.3 V drive capable I/O • Up to 4,032 logic cells
|
Original
|
304-bita-af14w17 transistorw21 transistor m14+7aa10ql7100ql7100-4pq208cql7100-4ps484cql7100-4pt280cql7120ql7160
|
PDF
|
|
|
KDS 32kHZ crystal
Abstract: KDS Crystals 32.768 KDS 32.768 KHz crystal for RTC XTAL 32.768KHZ DT-26 6PF KDS DMX-26S 32KHz crystal WX26 wire crystal 32kHZ KDS Crystals 32.768khz crystal fox thru hole
Contextual Info: Maxim > App Notes > 1-Wire DEVICES REAL-TIME CLOCKS TIME AND TEMPERATURE RECORDERS Keywords: RTC, crystal, 32kHz, real time clock, oscillator, timekeeping, time keeping, 32768, 32.768, elapsed time counter, ETC, time error, incorrect time, accuracy, timekeeping ppm
|
Original
|
32khz768hzds1677ds1678+15ds1685ds1688ds1689ds17285ds17485kds 32khz crystalkds crystals 32.768kds 32.768 khz crystal for rtcxtal 32.768khz dt-26 6pfkds dmx-26s32khz crystalwx26 wirecrystal 32khzkds crystals32.768khz crystal fox thru hole
|
PDF
|
AD 157 Y
Contextual Info: QL5632 Enhanced QuickPCI Device Data Sheet •••••• 33 MHz/32-bit PCI Master/Target with Embedded Programmable Logic and Dual-Port SRAM High Performance PCI Controller Extendable PCI Functionality • Support for PCI host-bridge function • 32-bit/33 MHz PCI Master/Target
|
Original
|
ql5632hz/32-bit32-bit/33ad 157 y |
PDF
|
TFBGA196
Abstract: LVCMOS25 QL6250E QL6325E QL8025 QL8025-7PV100C QL8050 QL8150 QL8250 QL8325
Contextual Info: Eclipse-II Family Data Sheet • • • • • • Ultra-Low Power FPGA Combining Performance, Density, and Embedded RAM Device Highlights Advanced Clock Network • Multiple dedicated low skew clock networks Flexible Programmable Logic • High drive input-only networks
|
Original
|
tfbga196lvcmos25ql6250eql6325e+6ql8025ql8025-7pv100cql8050ql8150ql8250ql8325
|
PDF
|
THERMAL Fuse m20
Abstract: QL6600 AA10 QL6250 QL6250-4PQ208C QL6250-4PS484C QL6250-4PT280C QL6325 QL6500 K25 4032
Contextual Info: Eclipse Family Data Sheet •••••• Combining Performance, Density, and Embedded RAM Device Highlights Flexible Programmable Logic • 0.25 µ, 5 layer metal CMOS process Programmable I/O • High performance: <3.2 ns Tco • Programmable slew rate control
|
Original
|
304-bitthermal fuse m20ql6600aa10+7ql6250ql6250-4pq208cql6250-4ps484cql6250-4pt280cql6325ql6500k25 4032
|
PDF
|
|
Contextual Info: QL901M QuickMIPS Data Sheet •••••• QuickMIPS Embedded Standard Product ESP Family Device Highlights Two Ethernet Controllers CPU Core • Two 10/100 MACs • 32-bit MIPS 4Kc processor runs up to 133 MHz (173 Dhrystone MIPS) • 1.3 Dhrystone MIPS per MHz
|
Original
|
ql901m32-bit16-bit |
PDF
|
transistor N14 193
Abstract: w17 transistor
Contextual Info: EclipsePlus Family Data Sheet •••••• Combining Performance, Density, and Embedded RAM Device Highlights Flexible Programmable Logic • 0.25 µm five layer metal CMOS process • 2.5 V VCC, 2.5/3.3 V drive capable I/O • Up to 4,032 logic cells
|
Original
|
304-bittransistor n14 193w17 transistor |
PDF
|
AA13
Abstract: LVCMOS25 MIPS32 PC-100 QL901M R4000 7180-X
Contextual Info: QL901M QuickMIPS Data Sheet •••••• QuickMIPS Embedded Standard Product ESP Family Device Highlights Two Ethernet Controllers CPU Core • Two 10/100 MACs • 32-bit MIPS 4Kc processor runs up to 133 MHz (173 Dhrystone MIPS) • 1.3 Dhrystone MIPS per MHz
|
Original
|
ql901m32-bitpc-100aa13+4lvcmos25mips32r40007180-x
|
PDF
|
APP583
Abstract: MAX5839 AN583 lowpassfilter
Contextual Info: Maxim > App Notes > A/D and D/A CONVERSION/SAMPLING CIRCUITS Keywords: Deglitching Techniques for High-Voltage R-2R DACs May 01, 2001 APPLICATION NOTE 583 Deglitching Techniques for High-Voltage R-2R DACs In an R-2R DAC design with supply voltages exceeding ±5V, large voltage glitches up to 1.5V can occur during
|
Original
|
com/an583max5839an583app583+2appnote583lowpassfilter
|
PDF
|
wlan transceiver
Abstract: AN584 APP584 MAX2242 MAX2644 MAX2754 dsss FSK modulation design LNA 2.4GHZ bluetooth
Contextual Info: Maxim > App Notes > WIRELESS, RF, AND CABLE Keywords: rf, pa, bluetooth, 2.4ghz wireless, rfic, wlan, fhss, lna, rf ics May 01, 2001 APPLICATION NOTE 584 +23dBm PA and PA Predriver with 37% Efficiency for 2.4GHz FHSS WLAN Applications Abstract: Presents design trade-offs and measured performance of MAX2644 and MAX2242 for PA and PA driver
|
Original
|
23dbmmax2644max22422450mhz+9-12dbm185ma45ghzwlan transceiveran584app584max2754dsss fsk modulation designlna 2.4ghz bluetooth
|
PDF
|
ds3600
Abstract: MAX16016 MAX16021 AN589 DS1238 DS1834 DS3650
Contextual Info: Maxim > App Notes > Microprocessor Supervisor Circuits Keywords: cpu supervisors, watchdog timer, chip enable, sense input, cpu supervisor, chip enable gating, early warning signal, watchdog, CPU Apr 18, 2002 APPLICATION NOTE 589 CPU Supervisors: Frequently Asked Questions
|
Original
|
com/an589ds1238ds1834an589+6app589appnote589ds3600max16016max16021ds3650
|
PDF
|