74LS45
Contextual Info: Chapter 1 Overview This manual describes the DSP56301 24-bit digital signal processor DSP , its memory, operating modes, and peripheral modules. The DSP56301 is an implementation of the DSP56300 core with a unique configuration of on-chip memory, cache, and peripherals.
|
Original
|
dsp5630124-bitdsp56300dsp56300fm/ad+2dsp56301/d74ls45
|
PDF
|
DSP56300 finite impulse response
Abstract: iir filter diagrams real world applications of msp timer peripheral DSP56300
Contextual Info: Chapter 1 Overview This manual describes the DSP56311 24-bit digital signal processor DSP , its memory, operating modes, and peripheral modules. The DSP56311 is an implementation of the DSP56300 core with a unique configuration of on-chip memory, cache, and peripherals.
|
Original
|
dsp5631124-bitdsp56300dsp56300fm/ad+4dsp56311/ddsp56300 finite impulse responseiir filter diagramsreal world applications of msp timer peripheral
|
PDF
|
D347D
Abstract: ST18940 "saturation flag" 32 bit barrel shifter circuit diagram using multi
Contextual Info: f Z 7 SGS-THOMSON Ä 7 # O^D l^@llLli@¥l^@ß!lfl©i TS68930/31 DIGITAL SIGNAL PROCESSOR • ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ 160ns INSTRUCTION CYCLE TIME PARALLEL HARVARD ARCHITECTURE SEPARATED PROGRAM AND DATA BUSES THREE DATA BUSES STRUCTURE
|
OCR Scan
|
ts68930/31160ns16-bit32-bit+6ts68930ts68931d347dst18940saturation flag32 bit barrel shifter circuit diagram using multi
|
PDF
|
NII51015-10
Abstract: partition translation lookaside buffer
Contextual Info: 5. Nios II Core Implementation Details NII51015-10.0.0 Introduction This document describes all of the Nios II processor core implementations available at the time of publishing. This document describes only implementation-specific features of each processor core. All cores support the Nios II instruction set
|
Original
|
nii51015-10partition translation lookaside buffer |
PDF
|
NII51015-7
Contextual Info: 5. Nios II Core Implementation Details NII51015-7.1.0 Introduction f This document describes all of the Nios II processor core implementations available at the time of publishing. This document describes only implementation-specific features of each processor core.
|
Original
|
nii51015-7 |
PDF
|
ST188
Contextual Info: r z 7 Ä T# S C S -T H O M S O N & y i O T T M « S T 1 8 9 4 0 /4 1 DIGITAL SIGNAL PROCESSOR MAIN FEATURES • 100ns MACHINE CYCLE TIME 1.2 CMOS Technology ■ PARALLEL HARVARD ARCHITECTURE ■ TRIPLE DATA BUSES STRUCTURE ■ 3 DATA MODES . SINGLE PRECISION
|
OCR Scan
|
100ns32-bitst188 |
PDF
|
YA128
Abstract: HDS-220 RCA 1A15 procesor P6E1 4x32 lcd BU 3150 MBS 6 B6 ST18 ST18941
Contextual Info: SGS-THOMSON ST18940/41 DIGITAL SIGNAL PROCESSOR MAIN FEATURES • 100ns MACHINE CYCLE TIME 1.2 CMOS Technology . PARALLEL HARVARD ARCHITECTURE ■ TRIPLE DATA BUSES STRUCTURE . 3 DATA MODES . SINGLE PRECISION . DOUBLE PRECISION . COMPLEX ■ 32-BIT INSTRUCTION
|
OCR Scan
|
st18940/41100ns32-bit16-bit+10ya128hds-220rca 1a15procesorp6e14x32 lcdbu 3150mbs 6 b6st18st18941
|
PDF
|
NII51002-7
Abstract: ARM processor fundamentals
Contextual Info: 2. Processor Architecture NII51002-7.1.0 Introduction This chapter describes the hardware structure of the Nios II processor, including a discussion of all the functional units of the Nios II architecture and the fundamentals of the Nios II processor hardware implementation.
|
Original
|
nii51002-7arm processor fundamentals |
PDF
|
NM6404
Abstract: 9698
Contextual Info: RESEARCH CENTER NeuroMatrix NM6404 DSP NeuroMatrix ® NM6404 is a high performance DSP oriented RISC processor designed for real time data flow processing. The architecture is based on advanced VLIW/SIMD NMC2 core and includes two main units: 32/64-bit RISC and patented
|
Original
|
nm640432/64-bit64-bit28gbyte/sec+460mbyte/sec32-bit576-pin9698
|
PDF
|
rb40 bridge
Abstract: NII51002-7 NII5V1-7 NII51001-7 NII51003-7 NII51004-7 NII51015-7 NII51016-7 NII51017-7 NII51018-7
Contextual Info: Nios II Processor Reference Handbook 101 Innovation Drive San Jose, CA 95134 www.altera.com NII5V1-7.1 Copyright 2007 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and
|
Original
|
rb40 bridgenii51002-7nii5v1-7nii51001-7+6nii51003-7nii51004-7nii51015-7nii51016-7nii51017-7nii51018-7
|
PDF
|
Architecture of TMS320C4X
Abstract: TMS320C4X FLOATING POINT PROCESSOR block diagram Architecture of TMS320C4X FLOATING POINT PROCESSOR 32 bit barrel shifter circuit diagram block diagram for automatic room power control DESIGN AND IMPLEMENTATION 16-BIT BARREL SHIFTER home security system block diagram 16 BIT ALU design with data sheet tms320c5x on chip peripherals architectural design of TMS320C50
Contextual Info: TMS320 DSP Product Overview The Leader in DSP Solutions DSP Market Texas Instruments TI has been the digital signal processor (DSP) market leader since 1982, with the introduction of the TMS32010 DSP. TI continues to be the largest manufacturer of programmable DSPs.
|
Original
|
tms320tms32010architecture of tms320c4xtms320c4x floating point processor block diagram+8architecture of tms320c4x floating point processor32 bit barrel shifter circuit diagramblock diagram for automatic room power controldesign and implementation 16-bit barrel shifterhome security system block diagram16 bit alu design with data sheettms320c5x on chip peripheralsarchitectural design of tms320c50
|
PDF
|
harvard architecture processor block diagram
Abstract: 128 bit processor schematic ARM processor fundamentals NII51001-7 NII51002-7 NII51003-7 NII51004-7 Pie do C Builder
Contextual Info: Section I. Nios II Processor This section provides information about the Nios II processor. This section includes the following chapters: Altera Corporation • Chapter 1, Introduction ■ Chapter 2, Processor Architecture ■ Chapter 3, Programming Model
|
Original
|
nii51001-7harvard architecture processor block diagram128 bit processor schematicarm processor fundamentals+4nii51002-7nii51003-7nii51004-7pie do c builder
|
PDF
|
FFT 1024 point
Abstract: reverberation amplifier assembly language correlation programs for fft VME P0 COnnector BMW speech recognition GOERTZEL ALGORITHM SOURCE CODE parametric equalizer ic APR7 digital signal processing roman kuc manual so diode code B124
Contextual Info: DSP56600 16-bit Digital Signal Processor Family Manual Motorola, Incorporated Semiconductor Products Sector DSP Division 6501 William Cannon Drive West Austin, TX 78735-8598 This document and other documents can be viewed on the World Wide Web at http://www.motorola-dsp.com.
|
Original
|
dsp5660016-bitfft 1024 pointreverberation amplifier+8assembly language correlation programs for fftvme p0 connectorbmw speech recognitiongoertzel algorithm source codeparametric equalizer icapr7digital signal processing roman kuc manual sodiode code b124
|
PDF
|
kbaa
Abstract: amd 2901 alu weitek FPU wtl3332 weitek WTL3164 amd 2901 Kaaa 3332 weitek CRTN 1010
Contextual Info: / CHRIS1 EMBEDDED PROCESSOR UNIT EPU February 1988 FEATURES • 32-Bit RISC Architecture • 2901 ALU Superset • 20 MIPS Throughput • 32-Bit ALU or 2 16-Bit ALUs • Executes 1 1nstruction/Cycle • 2910 Sequencer Superset • 3Kb WCS Instruction Cache
|
OCR Scan
|
32-bit11nstruction/cycle96-bit32-barrel+1216-bit24-bitkbaaamd 2901 aluweitek fpuwtl3332weitekwtl3164amd 2901kaaa3332 weitekcrtn 1010
|
PDF
|
|
|
ncl 071
Abstract: PGA121 4kx16 ram "saturation flag" INSTRUCTION SET motorola 6800 intel 68000 INSTRUCTION SET motorola 1031 PLCC52 24CCR 6800 intel microprocessor pin diagram
Contextual Info: SGS-THOMSON ¿ 5 7 IL itg T T ^ O R O D Ê S ST18930/31 DIGITAL SIGNAL PROCESSOR 80 ns INSTRUCTION CYCLE TIME ‘ 1.2 |i CMOS technology PARALLEL HARVARD ARCHITECTURE SEPARATED PROGRAM AND DATA BUSES THREE DATA BUSES STRUCTURE DUAL EXTERNAL BUSES ONE CYCLE 16-BIT R/W OPERATION ON EX
|
OCR Scan
|
st18930/3116-bit32-bitst18930+11st18931ncl 071pga1214kx16 ramsaturation flaginstruction set motorola 6800intel 68000 instruction setmotorola 1031plcc5224ccr6800 intel microprocessor pin diagram
|
PDF
|
NM6405
Abstract: hydro generator
Contextual Info: NeuroMatrix NM6405 DSP Research Centre “Module” December 2009 NeuroMatrix® NM6405 DSP NM6405 is a high performance DSP oriented RISC processor designed for real time data flow processing. The architecture is based on the advanced VLIW/SIMD NMC3 core, and consists of a 32/64-bit RISC processor and a 64-bit VECTOR coprocessor. The co-processor supports vector/matrix operations with elements of
|
Original
|
nm640532/64-bit64-bit164bit+1hydro generator
|
PDF
|
audio equalizer national audio handbook
Abstract: BMW speech recognition A42 B331 SR1 B121 dot led display large size with circuit diagram VME P0 COnnector 96000 motorola B140A diode code B124 MARKING W1 AD
Contextual Info: Freescale Semiconductor, Inc. Freescale Semiconductor, Inc. DSP56600 16-bit Digital Signal Processor Family Manual Motorola, Incorporated Semiconductor Products Sector DSP Division 6501 William Cannon Drive West Austin, TX 78735-8598 For More Information On This Product,
|
Original
|
dsp5660016-bitaudio equalizer national audio handbookbmw speech recognition+8a42 b331sr1 b121dot led display large size with circuit diagramvme p0 connector96000 motorolab140adiode code b124marking w1 ad
|
PDF
|
DSP56800E 16-Bit Digital Signal Processor Core Reference Manual
Abstract: hEX INVERTER DSP56800 DSP56800E motorola K 626 QUALCOMM Reference manual block diagram of qualcomm
Contextual Info: Freescale Semiconductor, Inc. Freescale Semiconductor, Inc. DSP56800E 16-Bit Digital Signal Processor Core Reference Manual DSP56800ERM/D Rev. 2.0, 12/2001 For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. Freescale Semiconductor, Inc.
|
Original
|
dsp56800e16-bitdsp56800erm/ddsp56800e 16-bit digital signal processor core reference manual+5hex inverterdsp56800motorola k 626qualcomm reference manualblock diagram of qualcomm
|
PDF
|
DSP56800
Abstract: DSP56800E SR0308 dsp56800 instruction opcode
Contextual Info: DSP56800E 16-Bit Digital Signal Processor Core Reference Manual DSP56800ERM/D Rev. 2.0, 12/2001 Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any
|
Original
|
dsp56800e16-bitdsp56800erm/ddsp56800+2sr0308dsp56800 instruction opcode
|
PDF
|
Y00308
Abstract: 8003 qualcomm 1110
Contextual Info: DSP56800E 16-Bit Digital Signal Processor Core Reference Manual DSP56800ERM/D Rev. 2.0, 12/2001 Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any
|
Original
|
dsp56800e16-bitdsp56800erm/dy00308+28003qualcomm 1110
|
PDF
|
verilog code for matrix multiplication
Abstract: NM6405 verilog code for vector verilog code for 32 bit risc processor
Contextual Info: NeuroMatrix NMC3 DSP Core JSC RC “Module” December 2009 NeuroMatrix® NMC3 DSP Core NeuroMatrix® Core 3 NMC3 is а high performance DSP core with VLIW/SIMD/decoupled architectures. The core includes a 32-bit RISC processor and a 64-bit VECTOR co-processor to support vector operations with
|
Original
|
32-bit64-bitnm6405verilog code for matrix multiplication+2verilog code for vectorverilog code for 32 bit risc processor
|
PDF
|
ARM microcontroller
Abstract: AT91S 32-bit microcontrollers amba bus architecture AMBA Peripheral Bus decoder data sheet ARM processor based Circuit Diagram barrel shifter 32-bit MIPS 32-bit bus architecture
Contextual Info: Features • • • • • • • • • • • • • • • Utilizes the ARM7TDMI “ARM Thumb” embedded processor High-performance 32-bit CPU High-density 16-bit instruction set Leader in MIPS/Watt 32/64/128K bytes of in-system downloadable Flash memory
|
Original
|
32-bit16-bit32/64/128k8/16-bit+8arm microcontrollerat91s32-bit microcontrollersamba bus architectureamba peripheral bus decoder data sheetarm processor based circuit diagrambarrel shifter 32-bitmips 32-bit bus architecture
|
PDF
|
NII51017-7
Abstract: NII51018-7 NII51015-7 NII51016-7 multicycle barrel shifter 4 bit multiplier
Contextual Info: Section II. Appendices This section provides additional information about the Nios II processor. This section includes the following chapters: Altera Corporation • Chapter 5, Nios II Core Implementation Details ■ Chapter 6, Nios II Processor Revision History
|
Original
|
nii51015-7nii51017-7nii51018-7nii51016-7+2multicycle barrel shifter4 bit multiplier
|
PDF
|
mr4040
Abstract: sma e1017 BT 2323 AUDIO CONTROLLER PIN DETAILS ADSP-2199x dc geared motor 60 rmp ADSP-2100 ADSP-21992 summit-ICE ASY 48 VI IC tda 2151
Contextual Info: Preliminary ADSP-2199x Mixed Signal DSP Controller Hardware Reference Preliminary Revision 0, 2003 Part Number: 82-000640-01 Analog Devices, Inc. Digital Signal Processor Division One Technology Way Norwood, Mass. 02062-9106 Preliminary Copyright Information
|
Original
|
adsp-2199xmr4040sma e1017bt 2323 audio controller pin details+6dc geared motor 60 rmpadsp-2100adsp-21992summit-iceasy 48 viic tda 2151
|
PDF
|
