false
Abstract: DS214 low power and area efficient carry select adder adder xilinx
Contextual Info: Adder/Subtracter v7.0 DS214 April 28, 2005 Product Specification Features • Drop-in module for Virtex , Virtex-E, Virtex-II, Virtex-II Pro, Virtex-4, Spartan™-II, Spartan-IIE, Spartan-3, and Spartan-3E FPGAs • Generates Adder, Subtracter and Adder/Subtracter
|
Original
|
ds214falselow power and area efficient carry select adderadder xilinx |
PDF
|
|
Contextual Info: LogiCORE IP Multiply Adder v3.0 DS717 March 20, 2013 Product Specification Introduction LogiCORE IP Facts Table The Xilinx LogiCORE IP Multiply Adder core provides implementations of multiply-add using DSP slices. It performs a multiplication of two operands and adds or
|
Original
|
ds717 |
PDF
|
low power and area efficient carry select adder
Abstract: addersubtractor
Contextual Info: Adder/Subtractor V1.0.3 December 17, 1999 Product Specification • R • Xilinx Inc. 2100 Logic Drive San Jose, CA 95124 Phone: +1 408-559-7778 Fax: +1 408-559-7114 URL: www.xilinx.com/support/techsup/appinfo www.xilinx.com/ipcenter Functional Description
|
Original
|
low power and area efficient carry select adderaddersubtractor |
PDF
|
32 bit carry select adder
Abstract: XC4000E 16 bit carry select adder adder xilinx
Contextual Info: dsp_adrle.fm Page 109 Wednesday, July 8, 1998 3:35 PM Registered Loadable Adder July 17, 1998 Product Specification R Xilinx Inc. 2100 Logic Drive San Jose, CA 95124 Phone: +1 408-559-7778 Fax: +1 408-559-7114 E-mail: coregen@xilinx.com URL: www.xilinx.com
|
Original
|
xc4000e32 bit carry select adder16 bit carry select adderadder xilinx |
PDF
|
XC4000E
Abstract: adder xilinx
Contextual Info: dsp_addsc.fm Page 111 Wednesday, July 8, 1998 3:43 PM Registered Scaled Adder July 17, 1998 Product Specification R Xilinx Inc. 2100 Logic Drive San Jose, CA 95124 Phone: +1 408-559-7778 Fax: +1 408-559-7114 E-mail: coregen@xilinx.com URL: www.xilinx.com Features
|
Original
|
xc4000eadder xilinx |
PDF
|
XC4000E
Abstract: adder xilinx
Contextual Info: dsp_adrle.fm Page 109 Wednesday, March 4, 1998 3:30 PM Registered Loadable Adder March 16, 1998 Product Specification R Xilinx Inc. 2100 Logic Drive San Jose, CA 95124 Phone: +1 408-559-7778 Fax: +1 408-559-7114 E-mail: coregen@xilinx.com URL: www.xilinx.com
|
Original
|
xc4000eadder xilinx |
PDF
|
XC4000E
Abstract: adder xilinx
Contextual Info: dsp_addsc.fm Page 111 Wednesday, March 4, 1998 2:47 PM Registered Scaled Adder March 16, 1998 Product Specification R Xilinx Inc. 2100 Logic Drive San Jose, CA 95124 Phone: +1 408-559-7778 Fax: +1 408-559-7114 E-mail: coregen@xilinx.com URL: www.xilinx.com
|
Original
|
xc4000eadder xilinx |
PDF
|
"serial adder"
Abstract: 32 bit ripple carry adder XC4000E
Contextual Info: dsp_addse.fm Page 113 Wednesday, March 4, 1998 4:44 PM Registered Serial Adder March 16, 1998 Product Specification R Xilinx Inc. 2100 Logic Drive San Jose, CA 95124 Phone: +1 408-559-7778 Fax: +1 408-559-7114 E-mail: coregen@xilinx.com URL: www.xilinx.com
|
Original
|
xc4000eserial adder32 bit ripple carry adder |
PDF
|
"serial adder"
Abstract: XC4000E
Contextual Info: dsp_addse.fm Page 113 Thursday, July 9, 1998 10:25 AM Registered Serial Adder July 17, 1998 Product Specification R Xilinx Inc. 2100 Logic Drive San Jose, CA 95124 Phone: +1 408-559-7778 Fax: +1 408-559-7114 E-mail: coregen@xilinx.com URL: www.xilinx.com Features
|
Original
|
xc4000eserial adder |
PDF
|
false
Abstract: slice
Contextual Info: c_addsub_v2_0.fm Page 1 Wednesday, July 5, 2000 4:11 PM Adder/Subtracter V2.0 June 30, 2000 Product Specification R Xilinx Inc. 2100 Logic Drive San Jose, CA 95124 Phone: +1 408-559-7778 Fax: +1 408-559-7114 URL: www.xilinx.com/support/techsup/appinfo www.xilinx.com/ipcenter
|
Original
|
falseslice |
PDF
|
XC4000E
Contextual Info: dsp_adre.fm Page 107 Wednesday, March 4, 1998 3:59 PM Registered Adder March 16, 1998 Product Specification R Xilinx Inc. 2100 Logic Drive San Jose, CA 95124 Phone: +1 408-559-7778 Fax: +1 408-559-7114 E-mail: coregen@xilinx.com URL: www.xilinx.com A[n:0]
|
Original
|
xc4000e |
PDF
|
32 adder complement
Abstract: 32 bit carry select adder 32-bit adder XC4000E
Contextual Info: Registered Adder July 17, 1998 Product Specification Table 1: Core Signal Pinout R Signal A[n:0] Xilinx Inc. 2100 Logic Drive San Jose, CA 95124 Phone: +1 408-559-7778 Fax: +1 408-559-7114 E-mail: coregen@xilinx.com URL: www.xilinx.com B[n:0] CI Features •
|
Original
|
xc4000e4000xl-084000xl-094000xl-3+332 adder complement32 bit carry select adder32-bit adder
|
PDF
|
alarm clock design of digital VHDL
Abstract: digital dice design of digital VHDL altera alarm clock design of digital VHDL altera FPT-XCS10TQ144 design counter traffic light different vendors of cpld and fpga digital dice design VHDL traffic light using VHDL FPT1 xcs10tq144
Contextual Info: FPT-1 CPLD/FPGA Logical Circuit Design Experimental Board Test Content ! Combined logic design, simulation and test: 1. Basic logic 2. Deducter 3. Decoder 4. Combined logic 5. Comparator 6. Multiplexer 7. Adder 8. Compiler 9. Demultiplexer ! Sequential logic circuit design simulaBrief Introduction
|
Original
|
25pinalarm clock design of digital vhdldigital dice design of digital vhdl alteraalarm clock design of digital vhdl altera+7fpt-xcs10tq144design counter traffic lightdifferent vendors of cpld and fpgadigital dice design vhdltraffic light using vhdlfpt1xcs10tq144
|
PDF
|
for full adder and half adder
Abstract: 2-bit half adder datasheet for full adder and half adder 74181 ALU alu 74181 SN 74181 carry look ahead adder 74181 16 bit full adder 2-bit half adder layout
Contextual Info: Adders, Subtracters and Accumulators in XC3000 XAPP 022.000 Application Note By PETER ALFKE and BERNIE NEW Summary This Application Note surveys the different adder techniques that are available for XC3000 designs. Examples are shown, and a speed/size comparison is made.
|
Original
|
xc3000xc3000axc3100axc3100-3+10for full adder and half adder2-bit half adderdatasheet for full adder and half adder74181 alualu 74181sn 74181carry look ahead adder7418116 bit full adder2-bit half adder layout
|
PDF
|
|
|
DSP48E1
Abstract: UG369 7 Series DSP48E1 Slice IIR dsp48e DSP48 xilinx FPGA IIR Filter xilinx FPGA implementation of IIR Filter FPGA implementation of IIR Filter FPGA Virtex 6 XC6VLX240T
Contextual Info: Virtex-6 FPGA DSP48E1 Slice User Guide [optional] UG369 v1.2 September 16, 2009 [optional] Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the
|
Original
|
dsp48e1ug3697 series dsp48e1 sliceiir dsp48e+6dsp48xilinx fpga iir filterxilinx fpga implementation of iir filterfpga implementation of iir filterfpga virtex 6xc6vlx240t
|
PDF
|
32 bit adder vhdl code
Abstract: 4 bit parallel adder serial correlator vhdl code for parallel to serial shift register vhdl code for correlator
Contextual Info: One Dimensional ROM-Based Correlator July 31, 1997 Product Specification R • • • DSP CORE Generator Xilinx Inc. 2100 Logic Drive San Jose, CA 95124 Phone: +1 408-559-7778 Fax: +1 408-559-7114 E-mail: dsp@xilinx.com URL: www.xilinx.com Features • •
|
Original
|
xc4000e-132 bit adder vhdl code4 bit parallel adderserial correlator+2vhdl code for parallel to serial shift registervhdl code for correlator
|
PDF
|
DSP48E
Abstract: VHDL code for polyphase decimation filter 3-bit binary multiplier using adder VERILOG verilog code for 5-3 compressor verilog code of carry save adder 47-bit ug193 verilog code for 7-3 compressor UG073 010328
Contextual Info: Virtex-5 FPGA XtremeDSP Design Considerations User Guide UG193 v3.4 June 1, 2010 R R Xilinx is disclosing this user guide, manual, release note, and/or specification (the “Documentation”) to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the
|
Original
|
ug193dsp48evhdl code for polyphase decimation filter3-bit binary multiplier using adder verilog+6verilog code for 5-3 compressorverilog code of carry save adder47-bitverilog code for 7-3 compressorug073010328
|
PDF
|
4 bit parallel adder
Abstract: 32 bit adder vhdl code 16 word 8 bit ram using vhdl vhdl code for 8 bit ram correlator 2128 RAM binary pattern signal generator vhdl code for 4 bit ram 16x3 serial correlator
Contextual Info: One Dimensional RAM-Based Correlator February 8, 1998 Product Specification R Xilinx Inc. 2100 Logic Drive San Jose, CA 95124 Phone: +1 408-559-7778 Fax: +1 408-559-7114 E-mail: dsp@xilinx.com URL: www.xilinx.com Features • • • • • • • • •
|
Original
|
xc4000e4 bit parallel adder32 bit adder vhdl code16 word 8 bit ram using vhdl+7vhdl code for 8 bit ramcorrelator2128 rambinary pattern signal generatorvhdl code for 4 bit ram16x3serial correlator
|
PDF
|
DSP48E
Abstract: ug193 verilog code for barrel shifter ieee floating point multiplier vhdl verilog code for barrel shifter and efficient add DSP48 IMPLEMENTATION of 4-BIT LEFT SHIFT BARREL SHIFTER verilog code 8 bit LFSR UG073 behavioral code of carry save adder
Contextual Info: Virtex-5 FPGA XtremeDSP Design Considerations User Guide UG193 v3.3 January 12, 2009 R R Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the
|
Original
|
ug193dsp48everilog code for barrel shifterieee floating point multiplier vhdl+6verilog code for barrel shifter and efficient adddsp48implementation of 4-bit left shift barrel shifterverilog code 8 bit lfsrug073behavioral code of carry save adder
|
PDF
|
|
Contextual Info: R DS091 v3.0 November 30, 2005 XC2C32 CoolRunner-II CPLD Note: This product is being discontinued. You cannot order this part after April 24, 2006. Xilinx recommends replacing the XC2C32 device with the XC2C32A device in all designs as soon as possible. The XC2C32A device is
|
Original
|
xc2c32ds091xc2c32axcn05017+132-macrocell
|
PDF
|
vhdl code for 8-bit BCD adder
Abstract: vhdl for 8-bit BCD adder vhdl code for BCD to binary adder vhdl code for 2-bit BCD adder vhdl code for 8-bit adder 16 bit binary multiplier using adders 5 bit binary multiplier using adders xor and or full adder two 4 bit binary multiplier Vhdl code vhdl code of pipelined adder
Contextual Info: DataSource CD-ROM Q4-01: techXclusives 8x12 Does NOT Equal 12x8 techXclusives “8x12 Does NOT Equal 12×8” By Ken Chapman Staff Engineer, Core Applications - Xilinx UK "8x12=96" and "12x8=96".so what is Ken Chapman on about this week? Well I haven’t quite gone mad just yet, it’s just that I’m thinking about those
|
Original
|
q4-01vhdl code for 8-bit bcd addervhdl for 8-bit bcd addervhdl code for bcd to binary adder+7vhdl code for 2-bit bcd addervhdl code for 8-bit adder16 bit binary multiplier using adders5 bit binary multiplier using addersxor and or full addertwo 4 bit binary multiplier vhdl codevhdl code of pipelined adder
|
PDF
|
|
Contextual Info: R DS092 v3.0 November 30, 2005 XC2C64 CoolRunner-II CPLD Note: This product is being discontinued. You cannot order this part after April 24, 2006. Xilinx recommends replacing the XC2C64 device with the XC2C64A device in all designs as soon as possible. The XC2C64A device is
|
Original
|
xc2c64ds092xc2c64axcn05017+264-macrocellvq100
|
PDF
|
2-bit half adder
Abstract: FPGA based implementation of fixed point IIR Filter XC4025 xilinx FPGA implementation of IIR Filter digital FIR Filter using distributed arithmetic
Contextual Info: The Role of Distributed Arithmetic in FPGA-based Signal Processing Introduction Distributed Arithmetic DA plays a key role in embedding DSP functions in the Xilinx 4000 family of FPGA devices. In this document the DA algorithm is derived and examples are offered that illustrate its
|
Original
|
2-bit half adderfpga based implementation of fixed point iir filterxc4025xilinx fpga implementation of iir filter+1digital fir filter using distributed arithmetic
|
PDF
|
DSP48A1
Abstract: DSP48A1 UG389 UG389 XC6SL DSP48A1 post adder XC6SLX150T verilog code for barrel shifter 8 bit carry select adder verilog code verilog code for 16 bit carry select adder systolic multiplier and adder vhdl code
Contextual Info: Spartan-6 FPGA DSP48A1 Slice User Guide [optional] UG389 v1.1 August 13, 2009 [optional] Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the
|
Original
|
dsp48a1ug389dsp48a1 ug389xc6sl+6dsp48a1 post adderxc6slx150tverilog code for barrel shifter8 bit carry select adder verilog codeverilog code for 16 bit carry select addersystolic multiplier and adder vhdl code
|
PDF
|
