AD9513 APPLICATION NOTE Search Results
AD9513 APPLICATION NOTE Result Highlights (5)
| Part | ECAD Model | Manufacturer | Description | Download | Buy |
|---|---|---|---|---|---|
| 143-4142-11H | Amphenol Communications Solutions | Paladin RPO, DC, 4-Pair, 4 Column, APP | |||
| 143-6262-11H | Amphenol Communications Solutions | Paladin RPO, DC, 6-Pair, 6 Column, APP | |||
| 144-411D-11H | Amphenol Communications Solutions | Paladin RPO, DO, 4-Pair, 10 Column, 1.5mm Wipe, APP | |||
| 144-411G-21H | Amphenol Communications Solutions | Paladin RPO, DO, 4-Pair, 16 Column, 2.25mm Wipe, APP | |||
| 144-812B-21H | Amphenol Communications Solutions | Paladin RPO, DO, 8-Pair, 6 Column, 2.25mm Wipe, APP |
AD9513 APPLICATION NOTE Datasheets Context Search
| Catalog Datasheet | Type | Document Tags | |
|---|---|---|---|
AD9513
Abstract: AD9513 application note
|
Original |
ad9513800mhz125mhz50mhz+3 | |
|
Contextual Info: 800 MHz Clock Distribution IC, Dividers, Delay Adjust, Three Outputs AD9513 FUNCTIONAL BLOCK DIAGRAM FEATURES 1.6 GHz differential clock input 3 programmable dividers Divide-by in range from1 to 32 Phase select for coarse delay adjust Three 800 MHz/250 MHz LVDS/CMOS clock outputs |
Original |
ad9513hz/25032-leadmo-220-vhhd-2+4 | |
AD9513
Abstract: AN-501 AN-586 AN-756 ZESC-2-11 ZFL1000VH2 ANALOG DEVICES AD9513BCPZ 4069 CMOS filter
|
Original |
ad9513hz/25032-leadmo-220-vhhd-2+11 | |
|
Contextual Info: Preliminary Technical Data 800 MHz Clock Distribution IC, Dividers, Delay Adjust, Three Outputs AD9513 FEATURES 1.6 GHz differential clock input 3 programmable dividers Divide-by in range from1 to 32 Phase select for coarse delay adjust 3 800 MHz/250 MHz LVDS/CMOS clock outputs |
Original |
ad9513hz/250rms/29032-lead+4 | |
AD9230BCPZ11-200
Abstract: hsm2812 AN501 "pin-compatible" AD9211 AD9230 AD9230-11 AN-835 ANSI-644 AD923011-200EBZ
|
Original |
11-bitad9230-1112-bitansi-644+10 | |
|
Contextual Info: 11-Bit, 200 MSPS, 1.8 V Analog-to-Digital Converter AD9230-11 FEATURES FUNCTIONAL BLOCK DIAGRAM RBIAS PWDN AGND AVDD AD9230-11 REFERENCE CML DRVDD DRGND VIN+ VIN– TRACK-AND-HOLD ADC 12-BIT CORE CLK+ CLK– 12 OUTPUT STAGING LVDS CLOCK MANAGEMENT 11 D10 TO D0 |
Original |
11-bitad9230-1112-bitansi-644+4 | |
|
Contextual Info: 12-Bit, 170 MSPS/210 MSPS/250 MSPS, 1.8 V Analog-to-Digital Converter AD9230 FEATURES FUNCTIONAL BLOCK DIAGRAM RBIAS PWDN AGND AVDD 1.8V AD9230 REFERENCE CML DRVDD DRGND VIN+ VIN– TRACK-AND-HOLD ADC 12-BIT CORE CLK+ CLK– 12 OUTPUT 12 STAGING LVDS CLOCK |
Original |
12-bitmsps/210msps/250ad9230+4 | |
|
Contextual Info: 10-Bit, 200 MSPS/250 MSPS/300 MSPS, 1.8 V Analog-to-Digital Converter AD9211 FEATURES FUNCTIONAL BLOCK DIAGRAM RBIAS PWDN AGND AVDD 1.8V AD9211 REFERENCE DRVDD DGND VIN+ VIN– TRACK-AND-HOLD ADC 10-BIT CORE CLK+ CLK– 10 OUTPUT 10 STAGING LVDS CLOCK MANAGEMENT |
Original |
10-bitmsps/250msps/300ad9211+4 | |
AD9230-250EBZ
Abstract: AD9211 AD9230 AD9230-170 AD9230-210 AD9230-250 AN-835 ANSI-644 0125P
|
Original |
12-bitmsps/210msps/250ad9230+11 | |
HSM2812
Abstract: AD9513 AD9211 AD9211-200 AD9211-250 AD9211-300 AD9230 AN-835 ANSI-644 AD9211BCPZ200
|
Original |
10-bitmsps/250msps/300ad9211+12 | |
|
Contextual Info: Octal, 14-Bit, 50 MSPS, Serial LVDS, 1.8 V ADC AD9252 Data Sheet FUNCTIONAL BLOCK DIAGRAM FEATURES APPLICATIONS Medical imaging and nondestructive ultrasound Portable ultrasound and digital beam-forming systems Quadrature radio receivers Diversity radio receivers |
Original |
14-bitad9252an-877 | |
NRC10ZOTRF
Abstract: HSM2812 NRC04ZOTRF AD9601-200 AD9601-250 AD9626 AN-835 JOHNSON142 balun transformer NC7WZ07P6
|
Original |
10-bitmsps/250ad960156-lead+14 | |
Moog J122-105
Abstract: 0710-0016 RGP 30 H1
|
Original |
10-bitmsps/250ad960156-lead+7 | |
AD9513 packagingContextual Info: 12-Bit, 170 MSPS/210 MSPS/250 MSPS, 1.8 V Analog-to-Digital Converter AD9230 FEATURES FUNCTIONAL BLOCK DIAGRAM RBIAS PWDN AGND AVDD 1.8V AD9230 REFERENCE CML VIN+ VIN– DRVDD DRGND TRACK-AND-HOLD ADC 12-BIT CORE CLK+ CLK– 12 OUTPUT 12 STAGING LVDS CLOCK |
Original |
12-bitmsps/210msps/250ad9230+7 | |
|
|
|||
RGP 30 H1Contextual Info: 12-Bit, 170 MSPS/210 MSPS/250 MSPS, 1.8 V Analog-to-Digital Converter AD9626 FEATURES APPLICATIONS SNR = 64.8 dBFS @ fIN up to 70 MHz @ 250 MSPS ENOB of 10.5 @ fIN up to 70 MHz @ 250 MSPS −1.0 dBFS SFDR = 80 dBc @ fIN up to 70 MHz @ 250 MSPS (−1.0 dBFS) |
Original |
12-bitmsps/210msps/250ad9626+6 | |
rdn 240
Abstract: AD9230 AD8352 "pin-compatible" SMD D5B LFCSP56 AD9626 AD9626-170 AD9626-210 AD9626-250 TSW-110-08-G-D
|
Original |
12-bitmsps/210msps/250ad9626+14 | |
AD9639
Abstract: s31 schottky diode mdac s29 proportional controller 2812 AN-827 AN-835 JESD204 Packaging Top Mark LFCSP AD9516 generic JESD204 radar
|
Original |
12-bitmsps/210ad9639endp-72-3+14 | |
|
Contextual Info: Quad, 12-Bit, 170 MSPS/210 MSPS Serial Output 1.8 V ADC AD9639 Data Sheet FEATURES FUNCTIONAL BLOCK DIAGRAM AVDD DRVDD PDWN DRGND AD9639 VIN + A VIN – A BUF SHA BUF SHA BUF SHA BUF SHA DOUT + A PIPELINE ADC 12 PIPELINE ADC 12 PIPELINE ADC 12 PIPELINE ADC |
Original |
12-bitmsps/210ad9639ad9639bcpz-170+5 | |
|
Contextual Info: Quad, 12-Bit, 170 MSPS/210 MSPS Serial Output 1.8 V ADC AD9639 Data Sheet FEATURES FUNCTIONAL BLOCK DIAGRAM AVDD PDWN DRVDD DRGND AD9639 VIN + A VIN – A BUF SHA BUF SHA BUF SHA BUF SHA DOUT + A PIPELINE ADC 12 PIPELINE ADC 12 PIPELINE ADC 12 PIPELINE ADC |
Original |
jesd20412-bitmsps/210ad9639+6 | |
|
Contextual Info: Quad, 12-Bit, 170 MSPS/210 MSPS Serial Output 1.8 V ADC AD9639 FUNCTIONAL BLOCK DIAGRAM FEATURES AVDD PDWN DRVDD DRGND AD9639 VIN + A VIN – A BUF SHA BUF SHA BUF SHA BUF SHA DOUT + A PIPELINE ADC 12 PIPELINE ADC 12 PIPELINE ADC 12 PIPELINE ADC 12 VCM A VIN + B |
Original |
12-bitmsps/210ad9639ad9639bcpz-170+5 | |
6 pin pulse transformer 4503 circuit diagram
Abstract: pulse transformer 4503 111 pulse transformer 4503 pulse transformer 4503 with 3 pins
|
Original |
ad9484ansi-644081809-bmo-220-vlld-2+9 | |
|
Contextual Info: 8-Bit, 500 MSPS, 1.8 V Analog-to-Digital Converter AD9484 FUNCTIONAL BLOCK DIAGRAM FEATURES VREF PWDN AGND AVDD AD9484 REFERENCE CML VIN+ VIN– DRVDD DRGND TRACK-AND-HOLD ADC CORE CLK+ CLK– 8 OUTPUT STAGING LVDS CLOCK MANAGEMENT 8 D7± TO D0± OR+ OR– |
Original |
ad9484ansi-644e09-b56-lead+4 | |
|
Contextual Info: FEATURES FUNCTIONAL BLOCK DIAGRAM DRVDD PDWN AVDD DRGND AD9239 VIN + A VIN – A BUF SHA BUF SHA BUF SHA BUF SHA DOUT + A PIPELINE ADC 12 PIPELINE ADC 12 PIPELINE ADC 12 PIPELINE ADC 12 VCM A VIN + B VIN – B VCM B VIN + C VIN – C VCM C VIN + D VIN – D |
Original |
ad9239ad9239bcpz-170ad9239bcpz-210ad9239bcpz-250+3 | |
|
Contextual Info: FEATURES FUNCTIONAL BLOCK DIAGRAM AVDD PDWN DRGND DRVDD AD9239 VIN + A VIN – A BUF SHA BUF SHA BUF SHA BUF SHA DOUT + A PIPELINE ADC 12 PIPELINE ADC 12 PIPELINE ADC 12 PIPELINE ADC 12 VCM A VIN + B VIN – B VCM B VIN + C VIN – C VCM C VIN + D VIN – D |
Original |
12-bitmsps/210msps/250ad9239+4 | |