BF740
Abstract: f3620 BF136 BF681 BF239 ad1794 BA 9511 F7314 30014 BF273
Contextual Info: MOTOROLA Order this document by: DSP96002/D, Rev. 2 SEMICONDUCTOR TECHNICAL DATA DSP96002 32-BIT GENERAL PURPOSE FLOATING-POINT DUAL-PORT PROCESSOR The DSP96002 is designed to support intensive graphic image and numeric processing. It is a dual-port, low-power, general purpose floating-point processor. The DSP includes 1024
|
Original
|
dsp96002/ddsp9600232-bitbf740+9f3620bf136bf681bf239ad1794ba 9511f731430014bf273
|
PDF
|
416L
Abstract: 3AF6
Contextual Info: IQX Family Data Sheet FEATURES DESCRIPTION • SRAM-based, in-system programmable • Switch Matrix — Non-Blocking — Identical and predictable delays — One-to-one, one-to-many and many-to-one connections The IQX family of SRAM-based bit-oriented switching devices is
|
Original
|
416l3af6 |
PDF
|
MARKING CODE p109
Abstract: 416L DD 127 D TRANSISTOR diode mark P019 IDS200 marking p020 p014 marking datasheet p022 P108 P183 kw
Contextual Info: IQX Family Data Sheet FEATURES DESCRIPTION • SRAM-based, in-system programmable • Switch Matrix — Non-Blocking — Identical and predictable delays — One-to-one, one-to-many and many-to-one connections • RapidConfigure parallel interface for fast, incremental
|
Original
|
marking code p109416ldd 127 d transistordiode mark p019+6ids200marking p020p014 marking datasheetp022p108p183 kw
|
PDF
|
j29 p190
Abstract: fairchild aa26 fairchild AG6 diode P131 fairchild p323 MSX532 P009 P103 P155 P000-P084
Contextual Info: Preliminary Revised February 2003 MSX340 340 Port Digital Crosspoint Switch with LVTTL I/O’s Preliminary General Description Features The MSX family of SRAM-based bit-oriented switching devices offer flow-through NRZ data rates of up to 150Mb/s and registered clock frequencies of up to 75MHz. The I/O
|
Original
|
msx340150mb/s75mhzj29 p190+9fairchild aa26fairchild ag6 diodep131 fairchildp323msx532p009p103p155p000-p084
|
PDF
|
f3620
Abstract: BF681 BF136 ba05 30014 aa26 stg Nippon capacitors BF308 BF740 BTS 129
Contextual Info: MOTOROLA Freescale Semiconductor, Inc. SEMICONDUCTOR TECHNICAL DATA Order this document by: DSP96002/D, Rev. 2 DSP96002 The DSP96002 is designed to support intensive graphic image and numeric processing. It is a dual-port, low-power, general purpose floating-point processor. The DSP includes 1024
|
Original
|
dsp96002/ddsp9600232-bitf3620+9bf681bf136ba0530014aa26 stgnippon capacitorsbf308bf740bts 129
|
PDF
|
P132-P134
Abstract: p331 TRANSISTOR P452
Contextual Info: MSX Family Data Sheet Features • SRAM-based, in-system programmable • Configurable I/O Ports – Individually programmable as input, output, bi-directional, or Bus Repeater mode – Control Signals per I/O port: 2 input enables, 2 output enables, 2 Global Clock inputs and Next Neighbor
|
Original
|
p132-p134p331 transistorp452 |
PDF
|
|
Contextual Info: IQX Family Data Sheet FEATURES DESCRIPTION • SRAM-based, in-system programmable • Switch Matrix — Non-Blocking — Identical and predictable delays — One-to-one, one-to-many and many-to-one connections The IQX family of SRAM-based bit-oriented switching devices is
|
Original
|
power5465056 |
PDF
|
j29 p190
Abstract: IR P317 p331 TRANSISTOR IR p133 IR p011 MSX532TB792 p308 m29u1 IR P317 t RCA 532
Contextual Info: MSX Family Data Sheet Features • SRAM-based, in-system programmable • Configurable I/O Ports – Individually programmable as input, output, bi-directional, or Bus Repeater mode – Control Signals per I/O port: 2 input enables, 2 output enables, 2 Global Clock inputs and Next Neighbor
|
Original
|
j29 p190ir p317p331 transistorir p133+6ir p011msx532tb792p308m29u1ir p317 trca 532
|
PDF
|
P009
Abstract: 7624k p055 TRANSISTOR P019
Contextual Info: IQX Family Data Sheet FEATURES DESCRIPTION • SRAM-based, in-system programmable • Switch Matrix — Non-Blocking — Identical and predictable delays — One-to-one, one-to-many and many-to-one connections The IQX family of SRAM-based bit-oriented switching devices is
|
Original
|
power65056p0097624kp055 transistor+1p019
|
PDF
|
QUAD D FLIP-FLOP
Abstract: enable40 IQX320 P089 marking IQX128B IQX160 IQX240B p005 ab 48 tag 91 IQX320-10PB416 gc153
Contextual Info: IQX Family Data Sheet FEATURES DESCRIPTION • SRAM-based, in-system programmable • Switch Matrix — Non-Blocking — Identical and predictable delays — One-to-one, one-to-many and many-to-one connections The IQX family of SRAM-based bit-oriented switching devices is
|
Original
|
quad d flip-flopenable40iqx320p089 marking+6iqx128biqx160iqx240bp005 ab 48 tag 91iqx320-10pb416gc153
|
PDF
|
J29 P190
Abstract: p331 TRANSISTOR p477 p525 P364 P521 G P440 C 05 P521 G2 p372 transistor P519
Contextual Info: MSX Family Data Sheet Features • SRAM-based, in-system programmable • Configurable I/O Ports – Individually programmable as input, output, bi-directional, or Bus Repeater mode – Control Signals per I/O port: 2 input enables, 2 output enables, 2 Global Clock inputs and Next Neighbor
|
Original
|
j29 p190p331 transistorp477p525+6p364p521 gp440 c 05p521 g2p372transistor p519
|
PDF
|
P521 FAIRCHILD
Abstract: J29 P190 P211A11 fairchild AG12 diode fairchild Ah7 FAIRCHILD AB29 transistor P421 fairchild AJ23 P449 P315 transistor
Contextual Info: MSX Family Datasheet Features • SRAM-based, in-system programmable • Configurable I/O Ports – Individually programmable as input, output, bi-directional, or Bus Repeater mode – Control Signals per I/O port: 2 input enables, 2 output enables, 2 Global Clock inputs and Next Neighbor
|
Original
|
p521 fairchildj29 p190p211a11fairchild ag12 diode+6fairchild ah7fairchild ab29transistor p421fairchild aj23p449p315 transistor
|
PDF
|
|
Contextual Info: IQX Family Data Sheet FEATURES DESCRIPTION • SRAM-based, in-system programmable • Switch Matrix — Non-Blocking — Identical and predictable delays — One-to-one, one-to-many and many-to-one connections The IQX family of SRAM-based bit-oriented switching devices is
|
Original
|
|
PDF
|
|
Contextual Info: IQX Family Data Sheet FEATURES DESCRIPTION • SRAM-based, in-system programmable • Switch Matrix — Non-Blocking — Identical and predictable delays — One-to-one, one-to-many and many-to-one connections The IQX family of SRAM-based bit-oriented switching devices is
|
Original
|
power734334 |
PDF
|
|
|
AB P89 zener
Abstract: Zener diode MARKING P035 252 B34 ZENER DIODE Zener diode MARKING P044 ZENER diode p317 Zener Diode p047 p014 DD 127 D TRANSISTOR zener AF4 on semiconductor marking code P008
Contextual Info: IQX Family Data Sheet FEATURES DESCRIPTION • SRAM-based, in-system programmable • Switch Matrix — Non-Blocking — Identical and predictable delays — One-to-one, one-to-many and many-to-one connections • RapidConfigure parallel interface for fast, incremental
|
Original
|
ab p89 zenerzener diode marking p035252 b34 zener diodezener diode marking p044+6zener diode p317zener diode p047p014dd 127 d transistorzener af4on semiconductor marking code p008
|
PDF
|
aw7 TRANSISTOR
Abstract: P449 I-CUBE iq P-033 Bus repeater p426 P-238 P122-P120 p331 TRANSISTOR P339
Contextual Info: MSX Family Data Sheet Features • SRAM-based, in-system programmable • Configurable I/O Ports – Individually programmable as input, output, bi-directional, or Bus Repeater mode – Control Signals per I/O port: 2 input enables, 2 output enables, 2 Global Clock inputs and Next Neighbor
|
Original
|
aw7 transistorp449i-cube iqp-033+6bus repeaterp426p-238p122-p120p331 transistorp339
|
PDF
|
I-CUBE
Abstract: lp-032 IQX160-7PQ208 P124l P2G5 P1291
Contextual Info: i: * I- C u b IQX Family Data Sheet e m F eatures D e s c r ip t io n • SRAM-based, in-system programmable The IQX family of SRAM-based bit-oriented switching devices is • Switch Matrix manufactured using a 0.6|jm C M O S process. These devices offer clock speeds of up to 133 MHz and pin-to-pin delay as low
|
OCR Scan
|
i-cubelp-032iqx160-7pq208p124l+2p2g5p1291
|
PDF
|
ATI-RS480M
Abstract: SB 0201-A1 ati sb400 ec61 smd c152l3 c141c 2C821 foxconn KB3910SF 680R2
Contextual Info: 5 4 3 2 1 See 'TEXT' in 0MEMO or 1MEMO property in component Dummy when 'USE EZ4' Bolsena Block Diagram Dummy when 'NO EZ4' 91.4C501.001 04243 Dummy when use '10/100' Dummy when use 'GIGA' D 200-PIN DDR SODIMM CLK GEN IDT CV1373 Dummy when use 'UMA' AMD CPU
|
Original
|
cv13734c501200-pin5w/25w+1616b/8btsp2220ars480mxcd1u16vsrc100p50v-uscd1u16vati-rs480msb 0201-a1ati sb400ec61 smdc152l3c141c2c821foxconnkb3910sf680r2
|
PDF
|
P71EN0
Abstract: PSB667 rqa130n03 IT8510 P71E A1797 rqa130 GSC391 isl6262
Contextual Info: 5 4 3 2 1 Revision History D Model : P72IA0 09/2005 RA 10/2005 RB D Intel Yonah CPU + 945PM / ICH7-M Chipset PG01 PG02 PG03 PG04 PG05 PG06 PG07 PG08 PG09 PG10 PG11 PG12 PG13 PG14 PG15 PG16 PG17 PG18 PG19 C B PG20 PG21 PG22 PG23 PG24 PG25 PG26 PG27 PG28 PG29
|
Original
|
p72ia0945pmics9lpr310945pm-host+11r1000100nfp71en0psb667rqa130n03it8510p71ea1797rqa130gsc391isl6262
|
PDF
|
UNIWILL P53IA0
Abstract: P53IA0 rqa130 rqa130n03 AK30 IT8510 vt6421 C1035 rqw200 rqw200n03
Contextual Info: 5 4 3 2 1 Revision History D Model : P72IA0 Intel Yonah CPU + 945PM / ICH7-M Chipset PG01 PG02 PG03 PG04 PG05 PG06 PG07 PG08 PG09 PG10 PG11 PG12 PG13 PG14 PG15 PG16 PG17 PG18 PG19 C B PG20 PG21 PG22 PG23 PG24 PG25 PG26 PG27 PG28 PG29 PG30 PG31 PG32 PG33 INDEX
|
Original
|
p72ia0945pmics9lpr310945pm-host+12100nfl21colayuniwill p53ia0p53ia0rqa130rqa130n03ak30it8510vt6421c1035rqw200rqw200n03
|
PDF
|
KB3910
Abstract: WISTRON power sequence 208017 SCD1U25V3ZY-3GP orcad schematic symbol for rj45 ATI SB450 MAX1909 M54-p C828 transistors Wistron Corporation
Contextual Info: 5 4 3 2 1 See 'TEXT' in 0MEMO or 1MEMO property in component Bolsena-E AB2 Block Diagram Dummy when use '10/100' Dummy when use 'GIGA' 200-PIN DDR SODIMM Dummy when use 'UMA' CLK GEN IDT CV1373 Dummy when use 'DIS' D AMD CPU Dummy when use 'IDE' HyperTransport
|
Original
|
200-pin4g40105236-sacv1373+165w/25wcp2211cb141016b/8brs482m40v16kb3910wistron power sequence208017scd1u25v3zy-3gporcad schematic symbol for rj45ati sb450max1909m54-pc828 transistorswistron corporation
|
PDF
|
orcad schematic symbol for rj45
Abstract: EPSON C691 MAIN SB450 southbridge KB3910 U62A SCD1U25V3ZY-3GP WISTRON power sequence amp c49 100v 39p hy5ps561621a Wistron Corporation
Contextual Info: 5 4 3 2 1 See 'TEXT' in 0MEMO or 1MEMO property in component Bolsena-E AB2 Block Diagram Dummy when use '10/100' Dummy when use 'GIGA' 200-PIN DDR SODIMM Dummy when use 'UMA' CLK GEN IDT CV1373 Dummy when use 'DIS' D AMD CPU Dummy when use 'IDE' HyperTransport
|
Original
|
200-pin4g40105236-sacv1373+165w/25wcp2211cb141016b/8brs482m40v16orcad schematic symbol for rj45epson c691 mainsb450 southbridgekb3910u62ascd1u25v3zy-3gpwistron power sequenceamp c49 100v 39phy5ps561621awistron corporation
|
PDF
|
TI Marking P272
Abstract: p135L mip283 L5106 ALI 3101 C I-CUBE iq P109t transistor P239 416L CA3125
Contextual Info: •Pt I - C u b IQX Family Data Sheet e m F eatures D e s c r ip t io n • SRAM-based, in-system programmable The IQX family of SRAM-based bit-oriented switching devices is • Switch Matrix manufactured using a 0.6nm CMOS process. These devices offer clock speeds of up to 133 MHz and pin-to-pin delay as low
|
OCR Scan
|
ti marking p272p135lmip283l5106+6ali 3101 ci-cube iqp109ttransistor p239416lca3125
|
PDF
|
mip283
Abstract: P124d ST P239 p037 ke EL B17 A017 I-CUBE ior p135 p005 ab 48 tag 91 P106t TI Marking P272
Contextual Info: •Pt I - C u b IQX Family Data Sheet e m F eatures D e s c r ip t io n • SRAM-based, in-system programmable The IQX family of SRAM-based bit-oriented switching devices is • Switch Matrix manufactured using a 0.6nm CMOS process. These devices offer clock speeds of up to 133 MHz and pin-to-pin delay as low
|
OCR Scan
|
mip283p124dst p239p037 ke+6el b17 a017i-cubeior p135p005 ab 48 tag 91p106tti marking p272
|
PDF
|