Part Number
    Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    AA27 OP COMPONENT Search Results

    AA27 OP COMPONENT Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    AM79C961AVC\\W
    Rochester Electronics LLC Full Duplex 10/100 MBPS ETHERNET Controller for PCI Local Bus, PCNET- ISA II jumperless PDF Buy
    AM79C961AVI
    Rochester Electronics LLC Full Duplex 10/100 MBPS ETHERNET Controller for PCI Local Bus, PCNET- ISA II jumperless PDF Buy
    LM107J-14/883
    Rochester Electronics LLC LM107 - Operational Amplifier, 1 Func, 3000uV Offset-Max, BIPolar, CDIP14 - Dual marked (5962-8958901CA) PDF Buy
    CA3140AT/B
    Rochester Electronics LLC CA3140 - Operational Amplifier, 1 Func, 15000uV Offset-Max, BIMOS PDF Buy
    CLC425A/BPA
    Rochester Electronics LLC CLC425 - Op Amp, Wideband, Low-Noise - Dual marked (5962-9325901MPA) PDF Buy

    AA27 OP COMPONENT Datasheets Context Search

    Catalog Datasheet Type Document Tags PDF

    BF740

    Abstract: f3620 BF136 BF681 BF239 ad1794 BA 9511 F7314 30014 BF273
    Contextual Info: MOTOROLA Order this document by: DSP96002/D, Rev. 2 SEMICONDUCTOR TECHNICAL DATA DSP96002 32-BIT GENERAL PURPOSE FLOATING-POINT DUAL-PORT PROCESSOR The DSP96002 is designed to support intensive graphic image and numeric processing. It is a dual-port, low-power, general purpose floating-point processor. The DSP includes 1024


    Original
    DSP96002/D, DSP96002 32-BIT DSP96002 BF740 f3620 BF136 BF681 BF239 ad1794 BA 9511 F7314 30014 BF273 PDF

    416L

    Abstract: 3AF6
    Contextual Info: IQX Family Data Sheet FEATURES DESCRIPTION • SRAM-based, in-system programmable • Switch Matrix — Non-Blocking — Identical and predictable delays — One-to-one, one-to-many and many-to-one connections The IQX family of SRAM-based bit-oriented switching devices is


    Original
    PDF

    MARKING CODE p109

    Abstract: 416L DD 127 D TRANSISTOR diode mark P019 IDS200 marking p020 p014 marking datasheet p022 P108 P183 kw
    Contextual Info: IQX Family Data Sheet FEATURES DESCRIPTION • SRAM-based, in-system programmable • Switch Matrix — Non-Blocking — Identical and predictable delays — One-to-one, one-to-many and many-to-one connections • RapidConfigure parallel interface for fast, incremental


    Original
    PDF

    j29 p190

    Abstract: fairchild aa26 fairchild AG6 diode P131 fairchild p323 MSX532 P009 P103 P155 P000-P084
    Contextual Info: Preliminary Revised February 2003 MSX340 340 Port Digital Crosspoint Switch with LVTTL I/O’s Preliminary General Description Features The MSX family of SRAM-based bit-oriented switching devices offer flow-through NRZ data rates of up to 150Mb/s and registered clock frequencies of up to 75MHz. The I/O


    Original
    MSX340 150Mb/s 75MHz. MSX340 j29 p190 fairchild aa26 fairchild AG6 diode P131 fairchild p323 MSX532 P009 P103 P155 P000-P084 PDF

    f3620

    Abstract: BF681 BF136 ba05 30014 aa26 stg Nippon capacitors BF308 BF740 BTS 129
    Contextual Info: MOTOROLA Freescale Semiconductor, Inc. SEMICONDUCTOR TECHNICAL DATA Order this document by: DSP96002/D, Rev. 2 DSP96002 The DSP96002 is designed to support intensive graphic image and numeric processing. It is a dual-port, low-power, general purpose floating-point processor. The DSP includes 1024


    Original
    DSP96002/D, DSP96002 DSP96002 32-bit f3620 BF681 BF136 ba05 30014 aa26 stg Nippon capacitors BF308 BF740 BTS 129 PDF

    P132-P134

    Abstract: p331 TRANSISTOR P452
    Contextual Info: MSX Family Data Sheet Features • SRAM-based, in-system programmable • Configurable I/O Ports – Individually programmable as input, output, bi-directional, or Bus Repeater mode – Control Signals per I/O port: 2 input enables, 2 output enables, 2 Global Clock inputs and Next Neighbor


    Original
    PDF

    Contextual Info: IQX Family Data Sheet FEATURES DESCRIPTION • SRAM-based, in-system programmable • Switch Matrix — Non-Blocking — Identical and predictable delays — One-to-one, one-to-many and many-to-one connections The IQX family of SRAM-based bit-oriented switching devices is


    Original
    power5465056, PDF

    j29 p190

    Abstract: IR P317 p331 TRANSISTOR IR p133 IR p011 MSX532TB792 p308 m29u1 IR P317 t RCA 532
    Contextual Info: MSX Family Data Sheet Features • SRAM-based, in-system programmable • Configurable I/O Ports – Individually programmable as input, output, bi-directional, or Bus Repeater mode – Control Signals per I/O port: 2 input enables, 2 output enables, 2 Global Clock inputs and Next Neighbor


    Original
    PDF

    P009

    Abstract: 7624k p055 TRANSISTOR P019
    Contextual Info: IQX Family Data Sheet FEATURES DESCRIPTION • SRAM-based, in-system programmable • Switch Matrix — Non-Blocking — Identical and predictable delays — One-to-one, one-to-many and many-to-one connections The IQX family of SRAM-based bit-oriented switching devices is


    Original
    power65056, P009 7624k p055 TRANSISTOR P019 PDF

    QUAD D FLIP-FLOP

    Abstract: enable40 IQX320 P089 marking IQX128B IQX160 IQX240B p005 ab 48 tag 91 IQX320-10PB416 gc153
    Contextual Info: IQX Family Data Sheet FEATURES DESCRIPTION • SRAM-based, in-system programmable • Switch Matrix — Non-Blocking — Identical and predictable delays — One-to-one, one-to-many and many-to-one connections The IQX family of SRAM-based bit-oriented switching devices is


    Original
    PDF

    J29 P190

    Abstract: p331 TRANSISTOR p477 p525 P364 P521 G P440 C 05 P521 G2 p372 transistor P519
    Contextual Info: MSX Family Data Sheet Features • SRAM-based, in-system programmable • Configurable I/O Ports – Individually programmable as input, output, bi-directional, or Bus Repeater mode – Control Signals per I/O port: 2 input enables, 2 output enables, 2 Global Clock inputs and Next Neighbor


    Original
    PDF

    P521 FAIRCHILD

    Abstract: J29 P190 P211A11 fairchild AG12 diode fairchild Ah7 FAIRCHILD AB29 transistor P421 fairchild AJ23 P449 P315 transistor
    Contextual Info: MSX Family Datasheet Features • SRAM-based, in-system programmable • Configurable I/O Ports – Individually programmable as input, output, bi-directional, or Bus Repeater mode – Control Signals per I/O port: 2 input enables, 2 output enables, 2 Global Clock inputs and Next Neighbor


    Original
    PDF

    Contextual Info: IQX Family Data Sheet FEATURES DESCRIPTION • SRAM-based, in-system programmable • Switch Matrix — Non-Blocking — Identical and predictable delays — One-to-one, one-to-many and many-to-one connections The IQX family of SRAM-based bit-oriented switching devices is


    Original
    PDF

    Contextual Info: IQX Family Data Sheet FEATURES DESCRIPTION • SRAM-based, in-system programmable • Switch Matrix — Non-Blocking — Identical and predictable delays — One-to-one, one-to-many and many-to-one connections The IQX family of SRAM-based bit-oriented switching devices is


    Original
    power734334, PDF

    AB P89 zener

    Abstract: Zener diode MARKING P035 252 B34 ZENER DIODE Zener diode MARKING P044 ZENER diode p317 Zener Diode p047 p014 DD 127 D TRANSISTOR zener AF4 on semiconductor marking code P008
    Contextual Info: IQX Family Data Sheet FEATURES DESCRIPTION • SRAM-based, in-system programmable • Switch Matrix — Non-Blocking — Identical and predictable delays — One-to-one, one-to-many and many-to-one connections • RapidConfigure parallel interface for fast, incremental


    Original
    PDF

    aw7 TRANSISTOR

    Abstract: P449 I-CUBE iq P-033 Bus repeater p426 P-238 P122-P120 p331 TRANSISTOR P339
    Contextual Info: MSX Family Data Sheet Features • SRAM-based, in-system programmable • Configurable I/O Ports – Individually programmable as input, output, bi-directional, or Bus Repeater mode – Control Signals per I/O port: 2 input enables, 2 output enables, 2 Global Clock inputs and Next Neighbor


    Original
    PDF

    I-CUBE

    Abstract: lp-032 IQX160-7PQ208 P124l P2G5 P1291
    Contextual Info: i: * I- C u b IQX Family Data Sheet e m F eatures D e s c r ip t io n • SRAM-based, in-system programmable The IQX family of SRAM-based bit-oriented switching devices is • Switch Matrix manufactured using a 0.6|jm C M O S process. These devices offer clock speeds of up to 133 MHz and pin-to-pin delay as low


    OCR Scan
    PDF

    ATI-RS480M

    Abstract: SB 0201-A1 ati sb400 ec61 smd c152l3 c141c 2C821 foxconn KB3910SF 680R2
    Contextual Info: 5 4 3 2 1 See 'TEXT' in 0MEMO or 1MEMO property in component Dummy when 'USE EZ4' Bolsena Block Diagram Dummy when 'NO EZ4' 91.4C501.001 04243 Dummy when use '10/100' Dummy when use 'GIGA' D 200-PIN DDR SODIMM CLK GEN IDT CV1373 Dummy when use 'UMA' AMD CPU


    Original
    CV1373 4C501 200-PIN 5W/25W 16b/8b TSP2220A RS480M xCD1U16V SRC100P50V-U SCD1U16V ATI-RS480M SB 0201-A1 ati sb400 ec61 smd c152l3 c141c 2C821 foxconn KB3910SF 680R2 PDF

    P71EN0

    Abstract: PSB667 rqa130n03 IT8510 P71E A1797 rqa130 GSC391 isl6262
    Contextual Info: 5 4 3 2 1 Revision History D Model : P72IA0 09/2005 RA 10/2005 RB D Intel Yonah CPU + 945PM / ICH7-M Chipset PG01 PG02 PG03 PG04 PG05 PG06 PG07 PG08 PG09 PG10 PG11 PG12 PG13 PG14 PG15 PG16 PG17 PG18 PG19 C B PG20 PG21 PG22 PG23 PG24 PG25 PG26 PG27 PG28 PG29


    Original
    P72IA0 945PM ICS9LPR310 945PM-HOST R1000 100NF P71EN0 PSB667 rqa130n03 IT8510 P71E A1797 rqa130 GSC391 isl6262 PDF

    UNIWILL P53IA0

    Abstract: P53IA0 rqa130 rqa130n03 AK30 IT8510 vt6421 C1035 rqw200 rqw200n03
    Contextual Info: 5 4 3 2 1 Revision History D Model : P72IA0 Intel Yonah CPU + 945PM / ICH7-M Chipset PG01 PG02 PG03 PG04 PG05 PG06 PG07 PG08 PG09 PG10 PG11 PG12 PG13 PG14 PG15 PG16 PG17 PG18 PG19 C B PG20 PG21 PG22 PG23 PG24 PG25 PG26 PG27 PG28 PG29 PG30 PG31 PG32 PG33 INDEX


    Original
    P72IA0 945PM ICS9LPR310 945PM-HOST 100NF L21colay UNIWILL P53IA0 P53IA0 rqa130 rqa130n03 AK30 IT8510 vt6421 C1035 rqw200 rqw200n03 PDF

    KB3910

    Abstract: WISTRON power sequence 208017 SCD1U25V3ZY-3GP orcad schematic symbol for rj45 ATI SB450 MAX1909 M54-p C828 transistors Wistron Corporation
    Contextual Info: 5 4 3 2 1 See 'TEXT' in 0MEMO or 1MEMO property in component Bolsena-E AB2 Block Diagram Dummy when use '10/100' Dummy when use 'GIGA' 200-PIN DDR SODIMM Dummy when use 'UMA' CLK GEN IDT CV1373 Dummy when use 'DIS' D AMD CPU Dummy when use 'IDE' HyperTransport


    Original
    200-PIN 4G401 05236-SA CV1373 5W/25W CP2211 CB1410 16b/8b RS482M 40V16 KB3910 WISTRON power sequence 208017 SCD1U25V3ZY-3GP orcad schematic symbol for rj45 ATI SB450 MAX1909 M54-p C828 transistors Wistron Corporation PDF

    orcad schematic symbol for rj45

    Abstract: EPSON C691 MAIN SB450 southbridge KB3910 U62A SCD1U25V3ZY-3GP WISTRON power sequence amp c49 100v 39p hy5ps561621a Wistron Corporation
    Contextual Info: 5 4 3 2 1 See 'TEXT' in 0MEMO or 1MEMO property in component Bolsena-E AB2 Block Diagram Dummy when use '10/100' Dummy when use 'GIGA' 200-PIN DDR SODIMM Dummy when use 'UMA' CLK GEN IDT CV1373 Dummy when use 'DIS' D AMD CPU Dummy when use 'IDE' HyperTransport


    Original
    200-PIN 4G401 05236-SA CV1373 5W/25W CP2211 CB1410 16b/8b RS482M 40V16 orcad schematic symbol for rj45 EPSON C691 MAIN SB450 southbridge KB3910 U62A SCD1U25V3ZY-3GP WISTRON power sequence amp c49 100v 39p hy5ps561621a Wistron Corporation PDF

    TI Marking P272

    Abstract: p135L mip283 L5106 ALI 3101 C I-CUBE iq P109t transistor P239 416L CA3125
    Contextual Info: •Pt I - C u b IQX Family Data Sheet e m F eatures D e s c r ip t io n • SRAM-based, in-system programmable The IQX family of SRAM-based bit-oriented switching devices is • Switch Matrix manufactured using a 0.6nm CMOS process. These devices offer clock speeds of up to 133 MHz and pin-to-pin delay as low


    OCR Scan
    PDF

    mip283

    Abstract: P124d ST P239 p037 ke EL B17 A017 I-CUBE ior p135 p005 ab 48 tag 91 P106t TI Marking P272
    Contextual Info: •Pt I - C u b IQX Family Data Sheet e m F eatures D e s c r ip t io n • SRAM-based, in-system programmable The IQX family of SRAM-based bit-oriented switching devices is • Switch Matrix manufactured using a 0.6nm CMOS process. These devices offer clock speeds of up to 133 MHz and pin-to-pin delay as low


    OCR Scan
    PDF