XAPP342
Contextual Info: Application Note: CoolRunner R XPLA3 I/O Cell Characteristics XAPP342 v1.2 March 15, 2001 Summary This paper describes the features and benefits of the I/O cells provided by Xilinx CoolRunner® XPLA3 CPLDs. Introduction The I/O cell architecture used in XPLA3 CPLDs is intended to give designers maximum control
|
Original
|
xapp342 |
PDF
|
DS012
Abstract: XAPP342 Signal Path Designer
Contextual Info: Application Note: CoolRunner R XPLA3 I/O Cell Characteristics XAPP342 v1.8 June 6, 2008 Summary This paper describes the features and benefits of the I/O cells provided by Xilinx CoolRunner® XPLA CPLDs. Introduction The I/O cell architecture used in XPLA3 CPLDs is intended to give designers maximum control
|
Original
|
xapp342ds012signal path designer |
PDF
|
XAPP342
Abstract: Signal Path Designer
Contextual Info: Application Note: CoolRunner R XPLA3 I/O Cell Characteristics XAPP342 v1.7 February 16, 2006 Summary This paper describes the features and benefits of the I/O cells provided by Xilinx CoolRunner® XPLA3 CPLDs. Introduction The I/O cell architecture used in XPLA3 CPLDs is intended to give designers maximum control
|
Original
|
xapp342signal path designer |
PDF
|
|
Contextual Info: CPLD I/O User Guide UG445 v1.2 January 14, 2014 R R DISCLAIMER The information disclosed to you hereunder (the “Materials”) is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL
|
Original
|
ug445xapp382 |
PDF
|
matched filter in vhdl
Abstract: XAPP012 Insight Spartan-II demo board vhdl code for crossbar switch XAPP029 verilog code for cdma transmitter FPGA Virtex 6 pin configuration xapp005 verilog code for 16 kb ram verilog code for crossbar switch
Contextual Info: DataSource CD-ROM Q4-01 Xilinx Application Notes Summaries Title Size Summary Family Design Loadable Binary Counters 40 KB XAPP004 XC3000 VIEWlogi OrCAD Register Based FIFO 60 KB XAPP005 XC3000 VIEWlogi OrCAD Boundary Scan Emulator for XC3000 80 KB XAPP007 XC3000
|
Original
|
q4-01xc3000xc4000exc4000+11xc4000/xc5200matched filter in vhdlxapp012insight spartan-ii demo boardvhdl code for crossbar switchxapp029verilog code for cdma transmitterfpga virtex 6 pin configurationxapp005verilog code for 16 kb ramverilog code for crossbar switch
|
PDF
|
XAPP029
Abstract: adc controller vhdl code verilog rtl code of Crossbar Switch 12-bit ADC interface vhdl code for FPGA vhdl code for pn sequence generator Insight Spartan-II demo board XAPP172 xilinx XC3000 SEU testing verilog hdl code for triple modular redundancy parallel to serial conversion vhdl IEEE paper
Contextual Info: DataSource CD-ROM Q4-01 Xilinx Application Note Summaries XAPP004 Loadable Binary Counters The design strategies for loadable and non-loadable binary counters are significantly different. This application note discusses the differences, and describes the design of a loadable binary counter.
|
Original
|
q4-01xapp004xapp005xc3000+16desi49xc18v00xc9500xlxc9500xvxapp501xc9500xapp029adc controller vhdl codeverilog rtl code of crossbar switch12-bit adc interface vhdl code for fpgavhdl code for pn sequence generatorinsight spartan-ii demo boardxapp172xilinx xc3000 seu testingverilog hdl code for triple modular redundancyparallel to serial conversion vhdl ieee paper
|
PDF
|
COOLRUNNER-II ucf file
Abstract: COOLRUNNER-II examples XC9500XL XCR3064XL-PC44 CoolRunner XPLA3 CPLD Family COOLRUNNER-II XAPP150 DS012 DS090 XAPP382
Contextual Info: CPLD I/O User Guide UG445 v1.1 November 27, 2007 R R Xilinx is disclosing this Document and Intellectual Property (hereinafter “the Design”) to you for use in the development of designs to operate on, or interface with Xilinx FPGAs. Except as stated herein, none of the Design may be copied, reproduced, distributed, republished,
|
Original
|
ug445xapp382coolrunner-ii ucf filecoolrunner-ii examples+7xc9500xlxcr3064xl-pc44coolrunner xpla3 cpld familycoolrunner-iixapp150ds012ds090
|
PDF
|