BQ-M572RD
Contextual Info: STEVAL-CBP006V1 UniPower front panel and standby power management controller for STB, TV sets and other consumer devices Data brief Features • Includes the STM8S105xx MCU with 32 Kbytes of Flash memory packaged in an LQFP48 ■ Alternative footprint for MCU in VFQFN32
|
Original
|
steval-cbp006v1stm8s105xxlqfp48vfqfn32+1bq-m572rd
|
PDF
|
VFQFN32
Contextual Info: Low Voltage 2.5V/3.3V Differential ECL/ PECL/HSTL Fanout Buffer MC100ES6210 NRND NRND – Not Recommend for New Designs DATA SHEET Product Discontinuance Notice – Last Time Buy Expires on 12/23/2013 The MC100ES6210 is a bipolar monolithic differential clock fanout buffer. Designed for
|
Original
|
mc100es6210vfqfn32 |
PDF
|
VFQFN32
Contextual Info: Low Voltage 2.5V/3.3V Differential ECL/ PECL/HSTL Fanout Buffer MC100ES6210 NRND NRND – Not Recommend for New Designs DATA SHEET The MC100ES6210 is a bipolar monolithic differential clock fanout buffer. Designed for most demanding clock distribution systems, the MC100ES6210 supports various
|
Original
|
mc100es6210vfqfn32 |
PDF
|
STM8S105K
Abstract: STM8S103 lm 5027 power transistor stm8s105 pwm example sTM8s part mark sb diode IN 5402 STM8S103XX STM8S10x STM8S103 ANALOG INPUT
Contextual Info: STM8S10xxx Access line, 16 MHz STM8S 8-bit MCU, up to 32 Kbytes Flash, integrated EEPROM,10-bit ADC, timers, UART, SPI, I²C Preliminary Data Features Core • 16 MHz advanced STM8 core with Harvard architecture and 3-stage pipeline ■ Extended instruction set
|
Original
|
stm8s10xxx10-bitlqfp48lqfp44+1510x10lqfp32tssop20vfqfn32wfqfpn20stm8s105kstm8s103lm 5027 power transistorstm8s105pwm example stm8spart mark sbdiode in 5402stm8s103xxstm8s10xstm8s103 analog input
|
PDF
|
VFQFN32
Contextual Info: Low Voltage 2.5V/3.3V Differential ECL/ PECL/HSTL Fanout Buffer MC100ES6210 DATA SHEET The MC100ES6210 is a bipolar monolithic differential clock fanout buffer. Designed for most demanding clock distribution systems, the MC100ES6210 supports various applications that require to distribute precisely aligned differential clock signals. Using SiGe
|
Original
|
mc100es6210vfqfn32 |
PDF
|
VFQFN-32
Abstract: 014N Crystal oscillator 12 MHz
Contextual Info: 900MHz, Low Voltage, LVPECL Clock Synthesizer MPC92439 Product Discontinuance Notice – Last Time Buy Expires on 12/7/2013 The MPC92439 is a 3.3 V compatible, PLL based clock synthesizer targeted for high performance clock generation in mid-range to high-performance telecom, networking and
|
Original
|
900mhzmpc92439vfqfn-32014n+1crystal oscillator 12 mhz
|
PDF
|
STM8S205
Abstract: STM8S203 pm0051 4806h 42me pm0044 stm8s203k3 STM8S205xx qfn 5x5 thermal resistance STM8S203F3
Contextual Info: STM8S203xx STM8S205xx Performance line, STM8S 8-bit MCU, up to 32 Kbytes Flash, integrated EEPROM,10-bit ADC, timers, LINUART, USART, SPI, I²C Preliminary Data Features Core • Max fCPU: up to 16 MHz Advanced STM8 core with Harvard architecture and 3-stage pipeline
|
Original
|
stm8s203xxstm8s205xx10-bitlqfp64+1210x10lqfp48lqfp44stm8s205stm8s203pm00514806h42mepm0044stm8s203k3qfn 5x5 thermal resistancestm8s203f3
|
PDF
|
|
Contextual Info: Low Voltage 2.5V/3.3V Differential ECL/ PECL/HSTL Fanout Buffer MC100ES6210 NRND NRND – Not Recommend for New Designs DATA SHEET Product Discontinuance Notice – Last Time Buy Expires on 12/23/2013 The MC100ES6210 is a bipolar monolithic differential clock fanout buffer. Designed for
|
Original
|
mc100es6210 |
PDF
|
stm8s208
Abstract: stm8s207 STM8S STM8S20xx PEAK TRAY QFN 5X5
Contextual Info: STM8S20xxx Performance line, 24 MHz. 8-bit MCU, up to 128 Kbytes Flash, integrated EEPROM,10-bit ADC, timers, 2 UARTs, SPI, I²C, CAN Preliminary Data Features Core • Max fCPU: up to 24 MHz, 0 wait states @ fCPU≤16 MHz ■ Advanced STM8 core with Harvard
|
Original
|
stm8s20xxx10-bitfcpu16lqfp80+914x14lqfp6410x10lqfp44stm8s208stm8s207stm8sstm8s20xxpeak tray qfn 5x5
|
PDF
|
|
Contextual Info: 900MHz, Low Voltage, LVPECL Clock Synthesizer MPC92439 Product Discontinuance Notice – Last Time Buy Expires on 12/7/2013 The MPC92439 is a 3.3 V compatible, PLL based clock synthesizer targeted for high performance clock generation in mid-range to high-performance telecom, networking and
|
Original
|
900mhzmpc92439 |
PDF
|
VFQFN32
Abstract: VFQFN-32 MC100ES6210AC MC100ES6210ACR2 MC100ES6210FA MC100ES6210FAR2 LQFP-32 MC100EP210 MC100ES6210 LQFP32 package
Contextual Info: Low Voltage 2.5V/3.3V Differential ECL/ PECL/HSTL Fanout Buffer MC100ES6210 DATA SHEET The MC100ES6210 is a bipolar monolithic differential clock fanout buffer. Designed for most demanding clock distribution systems, the MC100ES6210 supports various applications that require to distribute precisely aligned differential clock signals. Using SiGe
|
Original
|
mc100es6210vfqfn32vfqfn-32mc100es6210ac+6mc100es6210acr2mc100es6210famc100es6210far2lqfp-32mc100ep210lqfp32 package
|
PDF
|
transistor equivalent 505a
Abstract: REGULATOR S 812 50cc STM8S103F WFQFPN pwm example sTM8s YL 1500 AFR7
Contextual Info: STM8S103K3 STM8S103F3 STM8S103F2 Access line, 16 MHz STM8S 8-bit MCU, up to 8 Kbytes Flash, data EEPROM,10-bit ADC, 3 timers, UART, SPI, I²C Preliminary Data Features Core • 16 MHz advanced STM8 core with Harvard architecture and 3-stage pipeline ■ Extended instruction set
|
Original
|
stm8s103k3stm8s103f3stm8s103f210-bit+11lqfp32vfqfn32tssop20wfqfn20transistor equivalent 505aregulator s 812 50ccstm8s103fwfqfpnpwm example stm8syl 1500afr7
|
PDF
|
PF412
Abstract: STM8S105K STM8S105XX 5201H STM8S
Contextual Info: STM8S105xx Access line, 16 MHz STM8S 8-bit MCU, up to 32 Kbytes Flash, integrated EEPROM,10-bit ADC, timers, UART, SPI, I²C Preliminary Data Features Core • ■ 16 MHz advanced STM8 core with Harvard architecture and 3-stage pipeline LQFP48 7x7 LQFP44 10x10
|
Original
|
stm8s105xx10-bitlqfp48lqfp44+710x10lqfp32vfqfn32pf412stm8s105k5201hstm8s
|
PDF
|
STM8S205C6
Abstract: COSMIC STM8S205 STM8S20
Contextual Info: STM8S203xx STM8S205xx Performance line, STM8S 8-bit MCU, up to 32 Kbytes Flash, integrated EEPROM,10-bit ADC, timers, LINUART, USART, SPI, I²C Preliminary Data Features Core • Max fCPU: up to 16 MHz Advanced STM8 core with Harvard architecture and 3-stage pipeline
|
Original
|
stm8s203xxstm8s205xx10-bitlqfp64+910x10lqfp48lqfp44lqfp32tssop20stm8s205c6cosmicstm8s205stm8s20
|
PDF
|
|
|
900MHZ
Abstract: MC12439 MPC9239 MPC92439 N1400
Contextual Info: 900MHz, Low Voltage, LVPECL Clock Syntheesizer MPC92439 DATA SHEET The MPC92439 is a 3.3 V compatible, PLL based clock synthesizer targeted for high performance clock generation in mid-range to high-performance telecom, networking and computing applications. With output frequencies from 3.125 MHz to 900 MHz and the
|
Original
|
900mhzmpc92439mc12439mpc9239+1n1400
|
PDF
|
STM8S103
Abstract: STM8S105K 4afr2 STM8S103K STM8S103F 4801h stm8s207
Contextual Info: STM8S10xxx Access line, 16 MHz STM8S 8-bit MCU, up to 32 Kbytes Flash, integrated EEPROM,10-bit ADC, timers, UART, SPI, I²C Preliminary Data Features Core • 16 MHz advanced STM8 core with Harvard architecture and 3-stage pipeline ■ Extended instruction set
|
Original
|
stm8s10xxx10-bitlqfp48lqfp44+1110x10lqfp32tssop20vfqfn32stm8s103stm8s105k4afr2stm8s103kstm8s103f4801hstm8s207
|
PDF
|
PURE 5001h
Abstract: STM8S207 526Ch STM8S 207 523Ah 5408H 5019h 5237h 5325h 7F77H
Contextual Info: STM8S20xxx Performance line, 24 MHz STM8S 8-bit MCU, up to 128 Kbytes Flash, integrated EEPROM,10-bit ADC, timers, 2 UARTs, SPI, I²C, CAN Preliminary Data Features Core • Max fCPU: up to 24 MHz, 0 wait states @ fCPU≤16 MHz ■ Advanced STM8 core with Harvard
|
Original
|
stm8s20xxx10-bitfcpu16lqfp64+1510x10lqfp8014x14lqfp44lqfp48pure 5001hstm8s207526chstm8s 207523ah5408h5019h5237h5325h7f77h
|
PDF
|
STM8 Reference Manual
Abstract: STM8S205 4806h
Contextual Info: STM8S203xx STM8S205xx Performance line, STM8S 8-bit MCU, up to 32 Kbytes Flash, integrated EEPROM,10-bit ADC, timers, LINUART, USART, SPI, I²C Preliminary Data Features Core • Max fCPU: up to 16 MHz Advanced STM8 core with Harvard architecture and 3-stage pipeline
|
Original
|
stm8s203xxstm8s205xx10-bitlqfp64+810x10lqfp48lqfp44lqfp32tssop20stm8 reference manualstm8s2054806h
|
PDF
|