virtex 6 XC6VSX475T
Abstract: XC6VLX75T shift register by using D flip-flop XC6VLX195T XC6VLX365T XC6VSX475T DSP48E DSP48E1 MC31 XC6VLX130T
Contextual Info: Virtex-6 FPGA Configurable Logic Block User Guide Virtex-6 FPGA CLB [optional] UG364 v1.0 June 24, 2009 [optional] Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development
|
Original
|
ug364virtex 6 xc6vsx475txc6vlx75tshift register by using d flip-flop+7xc6vlx195txc6vlx365txc6vsx475tdsp48edsp48e1mc31xc6vlx130t
|
PDF
|
RAMB36SDP
Abstract: frame_ecc FIFO36 BA284 XAPP1073 A330 RAMB36E1 read back JESD89A WP332 adiru
Contextual Info: Application Note: Virtex-5 and Virtex-6 FPGA Families NSEU Mitigation in Avionics Applications Authors: Ching Hu and Suhail Zain XAPP1073 v1.0 May 17, 2010 Summary Neutron-induced single event upset (NSEU) is a known phenomenon in the memory structures of modern ICs used in terrestrial applications. With current and next-generation aircraft
|
Original
|
xapp1073ramb36sdpframe_eccfifo36+6ba284a330ramb36e1 read backjesd89awp332adiru
|
PDF
|
FFG1156
Abstract: HSLVDCI15 XC6VCX130 MGTRXP0 VIRTEX-6 UG362 UG-361 UG365 UG366 DSP48E1 SRL16
Contextual Info: 48 Virtex-6 CXT Family Data Sheet DS153 v1.1 February 5, 2010 Advance Product Specification General Description Virtex -6 CXT FPGAs provide designers needing power-optimized 3.75 Gb/s transceiver performance with an optimized ratio of built-in system-level blocks. These include 36 Kb block RAM/FIFOs, up to 15 Mb of block RAM, up to 768 DSP48E1
|
Original
|
ds153dsp48e1ffg1156hslvdci15+7xc6vcx130mgtrxp0virtex-6 ug362ug-361ug365ug366srl16
|
PDF
|
js28f256p
Abstract: s162d RGMII phy Xilinx MT4JSF6464HY-1G1
Contextual Info: ML605 Hardware User Guide UG534 v1.8 October 2, 2012 Copyright 2009–2012 Xilinx, Inc. Xilinx, the Xilinx logo, Artix, ISE, Kintex, Spartan, Virtex, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. All other trademarks are the property of their respective owners.
|
Original
|
ml605ug5342002/96/ec2002/95/ec+62006/95/ec2004/108/ecjs28f256ps162drgmii phy xilinxmt4jsf6464hy-1g1
|
PDF
|
DSP48E1
Abstract: XC6VLX240T-1FFG1156C Virtex 6 VIRTEX-6 UG365 XC6VLX240T-1FFG1156 XC6VLX130T VIRTEX-6 UG362 XC6VLX240T FF1759 VIRTEX-6 UG360
Contextual Info: 9 Virtex-6 Family Overview DS150 v1.2 June 24, 2009 Advance Product Specification General Description The Virtex -6 family provides the newest, most advanced features in the FPGA market. Using the third generation ASMBL (Advanced Silicon Modular Block) column-based architecture, the Virtex-6 family contains multiple distinct sub-families. This overview covers the
|
Original
|
ds150dsp48e1ug370ug361+12ug362ug363ug364xc6vlx240t-1ffg1156cvirtex 6virtex-6 ug365xc6vlx240t-1ffg1156xc6vlx130tvirtex-6 ug362xc6vlx240tff1759virtex-6 ug360
|
PDF
|
|
Contextual Info: ML628 Virtex-6 FPGA GTX and GTH Transceiver Characterization Board User Guide UG771 v1.1 February 19, 2014 Notice of Disclaimer The information disclosed to you hereunder (the “Materials”) is provided solely for the selection and use of Xilinx products. To the maximum
|
Original
|
ml628ug771ug365ug366+6ug370ug371ds581ds606ug770hw-clk-101-sclk2
|
PDF
|
|
Contextual Info: ML630 Virtex-6 HXT FPGA Optical Transmission Network Evaluation Board User Guide UG828 v1.0 September 28, 2011 The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL
|
Original
|
ml630ug828om/products/boards-and-kits/ek-v6-ml630-gcom/products/boards/ml630/reference |
PDF
|
XC6VLX240T-1FFG1156
Abstract: virtex-6 ML605 user guide example ml605 FMC 150 example ml605 ML605 ML605 DVI ml605 bom xilinx DDR3 controller user interface UG533 ddr3 ram repair
Contextual Info: Getting Started with the Xilinx Virtex-6 FPGA ML605 Evaluation Kit [Guide Subtitle] [optional] UG533 v1.4 November 15, 2010 [optional] XPN 0402771-01 Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development
|
Original
|
ml605ug533ds715com/products/boards/ml605/reference+8xc6vlx240t-1ffg1156virtex-6 ml605 user guideexample ml605 fmc 150example ml605ml605 dviml605 bomxilinx ddr3 controller user interfaceddr3 ram repair
|
PDF
|
gtx 093
Abstract: VIRTEX-6 ff1156 CX240T FFG1156 FF484 FF784
Contextual Info: 52 Virtex-6 CXT Family Data Sheet DS153 v1.4 July 28, 2010 Advance Product Specification General Description Virtex -6 CXT FPGAs provide designers needing power-optimized 3.75 Gb/s transceiver performance with an optimized ratio of built-in system-level blocks. These include 36 Kb block RAM/FIFOs, up to 15 Mb of block RAM, up to 768 DSP48E1
|
Original
|
ds153dsp48e1gtx 093virtex-6+5ff1156cx240tffg1156ff484ff784
|
PDF
|
XC6VLX240T-1FFG1156
Abstract: xc6vlx195t iodelay for adc parallel data and fpga interface VIRTEX-6 FFG1760 XC6VLX240T-1FFG1156C FF484
Contextual Info: 10 Virtex-6 Family Overview DS150 v2.0 September 16, 2009 Advance Product Specification General Description The Virtex -6 family provides the newest, most advanced features in the FPGA market. Virtex-6 FPGAs are the programmable silicon foundation for Targeted Design Platforms that deliver integrated software and hardware components to enable designers to focus on
|
Original
|
ds150dsp48e1ug369ug368+10xc6vlx760ug370ug373xc6vlx240t-1ffg1156xc6vlx195tiodelay for adc parallel data and fpga interfacevirtex-6ffg1760xc6vlx240t-1ffg1156cff484
|
PDF
|