SY10EL34L Search Results

EL34L

Contextual Info: * Clockworks ADVANCE INFORMATION SY10EL34L SY100EL34L 2, 4, : 8 CLOCK GENERATION CHIP SYN ER G Y SEM IC O N D UC TO R FEATURES • ■ ■ ■ ■ ■ DESCRIPTION 3.3V power supply 50ps output-to-output skew Synchronous enable/disable Master Reset for synchronization

Contextual Info: * C lo c k w o rk s SY10EL34/L SY100EL34/L 5V/3.3V +2, +4, ^8 CLOCK GENERATION CHIP SYNERGY SEMICONDUCTOR FEATURES DESCRIPTION 3.3V and 5V power supply options 50ps ou tput-to-output skew Synchronous enable/disable Master Reset fo r synchronization Internal 75KQ input pull-down resistors

schematic diagram atx Power supply 500w

Abstract: pioneer PAL 012A 1000w inverter PURE SINE WAVE schematic diagram 600va numeric ups circuit diagrams winbond bios 25064 TLE 9180 infineon smsc MEC 1300 nu TBE schematic diagram inverter 2000w DK55 circuit diagram of luminous 600va UPS
Contextual Info: QUICK INDEX NEW IN THIS ISSUE! Detailed Index - See Pages 3-24 Digital Signal Processors, iCoupler , iMEMS® and iSensor . . . . . 805, 2707, 2768-2769 Connectors, Cable Assemblies, IC Sockets . . . . . . . . . . . 28-568 RF Connectors . . . . . . . . . . . . . . . . . . . . . . Pages 454-455

EL34

Abstract: 10el34 100EL34
Contextual Info: * Clockworks 5V/3.3V - 2 , -4 , - 8 CLOCK GENERATION CHIP SYNERGY SY10EL34/L SY100EL34/L SEMICONDUCTOR FEATURES DESCRIPTION 3.3V and 5V power supply options 50ps output-to-output skew Synchronous enable/disable Master Reset for synchronization Internal 75KQ input pull-down resistors

100EL34

Abstract: el34 EL34 circuit EL34 single ended 10EL34 SY10EL34LZC
Contextual Info: ClockWorks SY10EL34/L SY100EL34/L FINAL 5V/3.3V ÷2, ÷4, ÷8 CLOCK GENERATION CHIP FEATURES • ■ ■ ■ ■ DESCRIPTION The SY10/100EL34/L are low skew ÷2, ÷4, ÷8 clock generation chips designed explicitly for low skew clock generation applications. The internal dividers are

EL34

Abstract: 100EL34 10EL34 EL34 circuit SY10EL34LZC
Contextual Info: 5V/3.3V ÷2, ÷4, ÷8 CLOCK GENERATION CHIP FEATURES • ■ ■ ■ ■ DESCRIPTION The SY10/100EL34/L are low skew ÷2, ÷4, ÷8 clock generation chips designed explicitly for low skew clock generation applications. The internal dividers are synchronous to each other, therefore, the common output

SY10E016

Abstract: SY100EL90 SY10E143 SY10ELT22L SY10EP08 SY100EL31 SY100EL16 SY100E175
Contextual Info: Second Guessing Your Primary Source for High-Speed ECL/PECL Logic? Over 150 On-Semiconductor 2nd Sources Manufactured In Our Own Wafer Fab! ECLinPS Plus SY10EP01 SY10EP05 SY10EP08 SY10EP16 SY10EP31 SY10EP51 SY10EP52 SY10EP53 SY10EP58 SY10EP89 SY10EP11 SY10EP32

8S89832

Abstract: CDCLVD1204
Contextual Info: C R O S S R E F E R E N C E G U I D E CLOCK & TIMING www.micrel.com www.micrel.com FAMILY DESCRIPTION MICREL P/N ON SEMI IDT CYPRESS MAXIM TI CLOCK SYNTHESISER Clock Synthesiser 400MHz Programmable Frequency Synthesizer SY89429A NBC12429AFNG Clock Synthesiser

Contextual Info: * 5V/3.3V - 2 , *4 , ^ SYNERGY CLOCK GENERATION CHIP SY100EL34/L SEMICONDUCTOR FEATURES DESCRIPTION 3.3V and 5V power supply options 50ps output-to-output skew Synchronous enable/disable Master Reset for synchronization Internal 75K£2 input pull-down resistors

EL34

Abstract: SY100EL34LZC SY100EL34LZCTR SY10EL34LZC SY10EL34LZCTR SY10EL34LZI SY100EL34LZG TR 100EL34
Contextual Info: 5V/3.3V ÷2, ÷4, ÷8 CLOCK GENERATION CHIP Micrel, Inc. Precision Edge SY10EL34/L Precision Edge® SY100EL34/L SY10EL34/L SY100EL34/L FEATURES • ■ ■ ■ ■ 3.3V and 5V power supply options 50ps output-to-output skew Synchronous enable/disable Master Reset for synchronization

Contextual Info: Clockworks SY10EL34/L SY100EL34/L 5V/3.3V +2, -4 , - 8 CLOCK GENERATION CHIP SYNERGY SEMICONDUCTOR FEATURES DESCRIPTION 3.3 V an d 5V p o w e r s u p p ly o p tio n s T h e S Y 1 0 /1 0 0 E L 3 4 /L a re lo w s k e w -h2, -¡-4, -^8 c lo c k g e n e ra tio n c h ip s d e s ig n e d e x p lic itly fo r lo w s k e w c lo c k

Contextual Info: ^ 5V/3.3V -2 , -4 , - 8 CLOCK GENERATION CHIP SYNERG Y C SY100EL34/L SEMICONDUCTOR DESCRIPTION FEATURES • 3.3V and 5V power supply options ■ 50ps output-to-output skew ■ Synchronous enable/disable ■ Master Reset for synchronization ■ Internal 75KÌ2 input pull-down resistors

Contextual Info: ^ 5V/3.3V -2 , -4 , - 8 CLOCK GENERATION CHIP SYNERG Y C SY100EL34/L SEMICONDUCTOR DESCRIPTION FEATURES • 3.3V and 5V power supply options ■ 50ps output-to-output skew ■ Synchronous enable/disable ■ Master Reset for synchronization ■ Internal 75KÌ2 input pull-down resistors

220v AC voltage stabilizer schematic diagram

Abstract: LG color tv Circuit Diagram tda 9370 1000w inverter PURE SINE WAVE schematic diagram schematic diagram atx Power supply 500w TV SHARP IC TDA 9381 PS circuit diagram wireless spy camera 9744 mini mainboard v1.2 sony 279-87 transistor E 13005-2 superpro lx
Contextual Info: QUICK INDEX NEW IN THIS ISSUE! Detailed Index - See Pages 3-24 AD9272 Analog Front End, iMEMS Accelerometers & Gyroscopes . . . . . . 782, 2583 Connectors, Cable Assemblies, IC Sockets . . . . . . . . . . . 28-528 Acceleration and Pressure Sensors . . . . . . . . . . . . . . . . . . . . . . . . . . Page 2585

Contextual Info: * SYNERGY Clockworks SY10EL34/L SY100EL34/L 5V/3.3V -h2, -h4, -h8 CLO CK G ENERATIO N CHIP SEMICONDUCTOR DESCRIPTION FEATURES 3.3V and 5V power supply options 50ps output-to-output skew Synchronous enable/disable Master Reset for synchronization Internal 75KÌ2 input pull-down resistors

el34

Abstract: EL34 single ended
Contextual Info: 5V/3.3V ÷2, ÷4, ÷8 CLOCK GENERATION CHIP Precision Edge SY10EL34/L SY100EL34/L FINAL FEATURES • ■ ■ ■ ■ 3.3V and 5V power supply options 50ps output-to-output skew Synchronous enable/disable Master Reset for synchronization Internal 75KΩ input pull-down resistors

Contextual Info: * SYNERGY SEMICONDUCTOR FEATURES 50ps output-to-output skew Synchronous enable/disable Master Reset for synchronization Internal 75KQ input pull-down resistors ESD protection of 2000V PIN CONFIGURATION/BLOCK DIAGRAM [7 >1 ' +2 R < VCC |~3~ QD 16 V cc 15 EN

Contextual Info: * 5 V / 3 . 3V SYNERGY Is 4 C l o c k w or k s ‘ M 8 .' LOCK 3 V 1 QEL34/L 100E L34'L G E N E R A T I O N CHIP SE M IC O N D U C T O R FEA TU R E S • 3.3 V a n d 5 V p o w e r s u p p ly o p tio n s ■ 5 0 p s o u tp u t-to -o u tp u t sk ew ■ S y n c h ro n o u s e n a b le /d is a b le

SY100EL34

Contextual Info: SY10EL34/L SY100EL34/L 5V/3.3V ÷2, ÷4, ÷8 Clock Generation Chip Precision Edge General Description The SY10/100EL34/L are low-skew ÷2, ÷4, ÷8 clock generation chips designed explicitly for low-skew clock generation applications. The internal dividers are