1991 - TAG 8442
Abstract: tag 8634 tag 8418 SPRU031D tag 8610 3055 smd smj320c31hfgm33 SMJ320C30 SMJ320C30-40 SMJ320C31
Text: D D D D SMJ320C30-33 : SMJ320C30-40 : SMJ320C31-33: SMJ320C31-40: SMJ320C31-50: 60 , Instruments (TITM) Two 32-Bit Timers SMJ320C31 Key Features Performance SMJ320C30-33 (60-ns Cycle) 33 MFLOPS 16.7 MIPS SMJ320C30-40 (50-ns Cycle) 40 MFLOPS 20 MIPS One 4K-Word × 32 , SMJ320C30 , SMJ320C31 DIGITAL SIGNAL PROCESSORS SGUS014B FEBRUARY 1991 REVISED JUNE 1996 2 , Concurrent I / O and CPU Operation Integer, Floating-Point, and Logical Operations SMJ320C30 Key
|
Original
|
PDF
|
SMJ320C30,
SMJ320C31
SGUS014B
MIL-PRF-38535
32-Bit
64-Word
24-Bit
TAG 8442
tag 8634
tag 8418
SPRU031D
tag 8610
3055 smd
smj320c31hfgm33
SMJ320C30
SMJ320C30-40
SMJ320C31
|
1991 - Not Available
Abstract: No abstract text available
Text: -38535 (QML) Performance - SMJ320C30-40 (50-ns Cycle) 40 MFLOPS 20 MIPS - SMJ320C30-50 (40-ns Cycle) 50 MFLOPS , processors. D SMJ320C30-40 : 50-ns single-cycle execution time, 5% supply D SMJ320C30-50 : 40 , shows the memory map for the SMJ320C30. See the TMS320C3x User's Guide (literature number SPRU031) for a , ns ns ns ns ns ns ns ns ns See Figure 9 for temperature dependence for the 40-MHz SMJ320C30. , SMJ320C30 DIGITAL SIGNAL PROCESSOR SGUS014H - FEBRUARY 1991 - REVISED JUNE 2004 2 D -55°C
|
Original
|
PDF
|
SMJ320C30
SGUS014H
MIL-PRF-38535
SMJ320C30-40
50-ns
SMJ320C30-50
40-ns
32-Bit
64-Word
|
K1363
Abstract: SMJ320C30 SMJ320C30-40 SMJ320C30-50 FGM40 dxo crystal oscillator
Text: °C Operating Temperature Range, QML Processing Processed to MIL-PRF-38535 (QML) Performance - SMJ320C30-40 , Second (MIPS) - SMJ320C30-50 (40-ns Cycle) 50 MFLOPS 25 MIPS Two 1K-Word x 32-Bit Single-Cycle , that can be designed into systems currently using costly bit-slice processors. ⢠SMJ320C30-40 : 50-ns single-cycle execution time, 5% supply ⢠SMJ320C30-50 : 40-ns single-cycle execution time, 5% supply A , memory map Figure 1 shows the memory map for the SMJ320C30. See the TMS320C3x User's Guide (literature
|
OCR Scan
|
PDF
|
SMJ320C30
SGUS014D-
MIL-PRF-38535
SMJ320C30-40
50-ns
SMJ320C30-50
40-ns
32-Bit
64-Word
K1363
SMJ320C30
SMJ320C30-40
SMJ320C30-50
FGM40
dxo crystal oscillator
|
1991 - Not Available
Abstract: No abstract text available
Text: -38535 (QML) Performance - SMJ320C30-40 (50-ns Cycle) 40 MFLOPS 20 MIPS - SMJ320C30-50 (40-ns Cycle) 50 MFLOPS , processors. D SMJ320C30-40 : 50-ns single-cycle execution time, 5% supply D SMJ320C30-50 : 40 , shows the memory map for the SMJ320C30. See the TMS320C3x User's Guide (literature number SPRU031) for a , ns ns ns ns ns ns ns ns ns See Figure 9 for temperature dependence for the 40-MHz SMJ320C30. , SMJ320C30 DIGITAL SIGNAL PROCESSOR SGUS014H - FEBRUARY 1991 - REVISED JUNE 2004 2 D -55°C
|
Original
|
PDF
|
SMJ320C30
SGUS014H
MIL-PRF-38535
SMJ320C30-40
50-ns
SMJ320C30-50
40-ns
32-Bit
64-Word
|
1991 - SMJ320C30
Abstract: SMJ320C30-40 SMJ320C30-50
Text: MIL-PRF-38535 (QML) Performance - SMJ320C30-40 (50-ns Cycle) 40 MFLOPS 20 MIPS - SMJ320C30-50 (40 , that can be designed into systems currently using costly bit-slice processors. D SMJ320C30-40 : 50-ns single-cycle execution time, 5% supply D SMJ320C30-50 : 40-ns single-cycle execution time, 5% supply Please , 1991 - REVISED JUNE 2004 memory map Figure 1 shows the memory map for the SMJ320C30. See the , high-impedance state See Figure 9 for temperature dependence for the 40-MHz SMJ320C30. * This parameter is
|
Original
|
PDF
|
SMJ320C30
SGUS014H
MIL-PRF-38535
SMJ320C30-40
50-ns
SMJ320C30-50
40-ns
32-Bit
64-Word
SMJ320C30
SMJ320C30-40
SMJ320C30-50
|
1991 - SMJ320C31
Abstract: SMJ320C30 SMJ320C30-40 238 pin PGA socket 41500
Text: D D D D SMJ320C30-33 : SMJ320C30-40 : SMJ320C31-33: SMJ320C31-40: SMJ320C31-50: 60 , Instruments (TITM) Two 32-Bit Timers SMJ320C31 Key Features Performance SMJ320C30-33 (60-ns Cycle) 33 MFLOPS 16.7 MIPS SMJ320C30-40 (50-ns Cycle) 40 MFLOPS 20 MIPS One 4K-Word × 32 , SMJ320C30 , SMJ320C31 DIGITAL SIGNAL PROCESSORS SGUS014B FEBRUARY 1991 REVISED JUNE 1996 2 , Concurrent I / O and CPU Operation Integer, Floating-Point, and Logical Operations SMJ320C30 Key
|
Original
|
PDF
|
SMJ320C30,
SMJ320C31
SGUS014B
MIL-PRF-38535
32-Bit
64-Word
24-Bit
SMJ320C31
SMJ320C30
SMJ320C30-40
238 pin PGA socket
41500
|
1991 - Not Available
Abstract: No abstract text available
Text: SMJ320C30-40 (50-ns Cycle) 40 MFLOPS 20 MIPS - SMJ320C30-50 (40-ns Cycle) 50 MFLOPS 25 MIPS Two 1K-Word × 32 , that can be designed into systems currently using costly bit-slice processors. D SMJ320C30-40 : 50-ns single-cycle execution time, 5% supply D SMJ320C30-50 : 40-ns single-cycle execution time, 5% supply Please , memory map for the SMJ320C30. See the TMS320C3x User's Guide (literature number SPRU031) for a detailed , dependence for the 40-MHz SMJ320C30. * This parameter is not production tested. 28 POST OFFICE BOX 1443
|
Original
|
PDF
|
SMJ320C30
SGUS014H
MIL-PRF-38535
SMJ320C30-40
50-ns
SMJ320C30-50
40-ns
32-Bit
64-Word
|
5962-9052603mua
Abstract: No abstract text available
Text: -38535 (QML) Performance - SMJ320C30-33 (60-ns Cycle) 33 Million Floating-Point Operations per Second (MFLOPS) 16.7 Million instructions Per Second (MIPS) - SMJ320C30-40 (50-ns Cycle) 40 MFLOPS 20 MIPS - SMJ320C30-50 , SMJ320C30-33 : 60-ns single-cycle execution time, 10% supply SMJ320C30-40 : 50-ns single-cycle execution time, 5% supply SMJ320C30-50 : 40-ns single-cycle execution time, 5% supply A Please be aware that an , shows the memory map for the SMJ320C30. See the TMS320C3X User's Guide (literature number SPRU031) for a
|
OCR Scan
|
PDF
|
SMJ320C30
SGUS014C-
MIL-PRF-38535
SMJ320C30-33
60-ns
SMJ320C30-40
50-ns
SMJ320C30-50
40-ns
32-Bit
5962-9052603mua
|
1991 - 181pin
Abstract: No abstract text available
Text: -38535 (QML) Performance - SMJ320C30-40 (50-ns Cycle) 40 MFLOPS 20 MIPS - SMJ320C30-50 (40-ns Cycle) 50 MFLOPS , processors. D SMJ320C30-40 : 50-ns single-cycle execution time, 5% supply D SMJ320C30-50 : 40 , shows the memory map for the SMJ320C30. See the TMS320C3x User's Guide (literature number SPRU031) for a , ns ns ns ns ns ns ns ns ns See Figure 9 for temperature dependence for the 40-MHz SMJ320C30. , SMJ320C30 DIGITAL SIGNAL PROCESSOR SGUS014H - FEBRUARY 1991 - REVISED JUNE 2004 2 D -55°C
|
Original
|
PDF
|
SMJ320C30
SGUS014H
MIL-PRF-38535
SMJ320C30-40
50-ns
SMJ320C30-50
40-ns
32-Bit
64-Word
181pin
|
1991 - 25MIPS
Abstract: XD31-XD0 qtc h11
Text: -38535 (QML) Performance - SMJ320C30-40 (50-ns Cycle) 40 MFLOPS 20 MIPS - SMJ320C30-50 (40-ns Cycle) 50 MFLOPS , processors. D SMJ320C30-40 : 50-ns single-cycle execution time, 5% supply D SMJ320C30-50 : 40 , shows the memory map for the SMJ320C30. See the TMS320C3x User's Guide (literature number SPRU031) for a , ns ns ns ns ns ns ns ns ns See Figure 9 for temperature dependence for the 40-MHz SMJ320C30. , SMJ320C30 DIGITAL SIGNAL PROCESSOR SGUS014H - FEBRUARY 1991 - REVISED JUNE 2004 2 D -55°C
|
Original
|
PDF
|
SMJ320C30
SGUS014H
MIL-PRF-38535
SMJ320C30-40
50-ns
SMJ320C30-50
40-ns
32-Bit
64-Word
25MIPS
XD31-XD0
qtc h11
|
1991 - 80586 microprocessor pin diagram
Abstract: 80586 181-pin bit-slice
Text: MIL-PRF-38535 (QML) Performance SMJ320C30-40 (50-ns Cycle) 40 MFLOPS 20 MIPS SMJ320C30-50 (40-ns Cycle , SMJ320C30-40 : 50-ns single-cycle execution time, 5% supply SMJ320C30-50 : 40-ns single-cycle execution time , SMJ320C30. See the TMS320C3x User's Guide (literature number SPRU031) for a detailed description of this , ns ns ns ns ns ns ns ns ns ns ns See Figure 9 for temperature dependence for the 40-MHz SMJ320C30. , SMJ320C30 DIGITAL SIGNAL PROCESSOR SGUS014F FEBRUARY 1991 REVISED FEBRUARY 1999 2 D D D
|
Original
|
PDF
|
SMJ320C30
SGUS014F
MIL-PRF-38535
SMJ320C30-40
50-ns
SMJ320C30-50
40-ns
32-Bit
64-Word
80586 microprocessor pin diagram
80586
181-pin
bit-slice
|
1991 - 238 pin PGA socket
Abstract: SMJ320C31-33 5962-9205802 SMJ320C30 SMJ320C30-40 SMJ320C31 D1392 SMJ320C31GFAM33 SMJ320C3x SPRU031D
Text: D D D D SMJ320C30-33 : SMJ320C30-40 : SMJ320C31-33: SMJ320C31-40: SMJ320C31-50: 60 , Instruments (TITM) Two 32-Bit Timers SMJ320C31 Key Features Performance SMJ320C30-33 (60-ns Cycle) 33 MFLOPS 16.7 MIPS SMJ320C30-40 (50-ns Cycle) 40 MFLOPS 20 MIPS One 4K-Word × 32 , SMJ320C30 , SMJ320C31 DIGITAL SIGNAL PROCESSORS SGUS014B FEBRUARY 1991 REVISED JUNE 1996 2 , Concurrent I / O and CPU Operation Integer, Floating-Point, and Logical Operations SMJ320C30 Key
|
Original
|
PDF
|
SMJ320C30,
SMJ320C31
SGUS014B
MIL-PRF-38535
32-Bit
64-Word
24-Bit
238 pin PGA socket
SMJ320C31-33
5962-9205802
SMJ320C30
SMJ320C30-40
SMJ320C31
D1392
SMJ320C31GFAM33
SMJ320C3x
SPRU031D
|
1991 - SMJ320C30
Abstract: SMJ320C30-40 SMJ320C30-50 H1376
Text: MIL-PRF-38535 (QML) Performance - SMJ320C30-40 (50-ns Cycle) 40 MFLOPS 20 MIPS - SMJ320C30-50 (40 , that can be designed into systems currently using costly bit-slice processors. D SMJ320C30-40 : 50-ns single-cycle execution time, 5% supply D SMJ320C30-50 : 40-ns single-cycle execution time, 5% supply Please , 1991 - REVISED JUNE 2004 memory map Figure 1 shows the memory map for the SMJ320C30. See the , high-impedance state See Figure 9 for temperature dependence for the 40-MHz SMJ320C30. * This parameter is
|
Original
|
PDF
|
SMJ320C30
SGUS014H
MIL-PRF-38535
SMJ320C30-40
50-ns
SMJ320C30-50
40-ns
32-Bit
64-Word
SMJ320C30
SMJ320C30-40
SMJ320C30-50
H1376
|
1991 - Not Available
Abstract: No abstract text available
Text: SMJ320C30-40 (50-ns Cycle) 40 MFLOPS 20 MIPS - SMJ320C30-50 (40-ns Cycle) 50 MFLOPS 25 MIPS Two 1K-Word × 32 , that can be designed into systems currently using costly bit-slice processors. D SMJ320C30-40 : 50-ns single-cycle execution time, 5% supply D SMJ320C30-50 : 40-ns single-cycle execution time, 5% supply Please , memory map for the SMJ320C30. See the TMS320C3x User's Guide (literature number SPRU031) for a detailed , dependence for the 40-MHz SMJ320C30. * This parameter is not production tested. 28 POST OFFICE BOX 1443
|
Original
|
PDF
|
SMJ320C30
SGUS014H
MIL-PRF-38535
SMJ320C30-40
50-ns
SMJ320C30-50
40-ns
32-Bit
64-Word
|
|
1991 - Not Available
Abstract: No abstract text available
Text: SMJ320C30-40 (50-ns Cycle) 40 MFLOPS 20 MIPS - SMJ320C30-50 (40-ns Cycle) 50 MFLOPS 25 MIPS Two 1K-Word × 32 , that can be designed into systems currently using costly bit-slice processors. D SMJ320C30-40 : 50-ns single-cycle execution time, 5% supply D SMJ320C30-50 : 40-ns single-cycle execution time, 5% supply Please , memory map for the SMJ320C30. See the TMS320C3x User's Guide (literature number SPRU031) for a detailed , dependence for the 40-MHz SMJ320C30. * This parameter is not production tested. 28 POST OFFICE BOX 1443
|
Original
|
PDF
|
SMJ320C30
SGUS014H
MIL-PRF-38535
SMJ320C30-40
50-ns
SMJ320C30-50
40-ns
32-Bit
64-Word
|
1991 - SMJ320C30
Abstract: SMJ320C30-40 SMJ320C30-50 b5758
Text: SMJ320C30-40 : 50-ns single-cycle execution time, 5% supply SMJ320C30-50 : 40-ns single-cycle execution time , MIL-PRF-38535 (QML) Performance SMJ320C30-40 (50-ns Cycle) 40 Million Floating-Point Operations Per Second (MFLOPS) 20 Million Instructions Per Second (MIPS) SMJ320C30-50 (40-ns Cycle) 50 MFLOPS 25 , 1991 REVISED MAY 1998 memory map Figure 1 shows the memory map for the SMJ320C30. See the , temperature dependence for the 40-MHz SMJ320C30. * This parameter is not production tested. 28 POST
|
Original
|
PDF
|
SMJ320C30
SGUS014D
MIL-PRF-38535
SMJ320C30-40
50-ns
SMJ320C30-50
40-ns
32-Bit
64-Word
SMJ320C30
SMJ320C30-40
SMJ320C30-50
b5758
|
2004 - Not Available
Abstract: No abstract text available
Text: D Range, QML Processing Processed to MIL-PRF-38535 (QML) Performance - SMJ320C30-40 (50-ns Cycle) 40 MFLOPS 20 MIPS - SMJ320C30-50 (40-ns Cycle) 50 MFLOPS 25 MIPS Two 1K-Word à 32 , that can be designed into systems currently using costly bit-slice processors. D SMJ320C30-40 : 50-ns single-cycle execution time, 5% supply D SMJ320C30-50 : 40-ns single-cycle execution time, 5% supply Please , map Figure 1 shows the memory map for the SMJ320C30. See the TMS320C3x Userâs Guide (literature
|
Original
|
PDF
|
SMJ320C30
SGUS014H
32-Bit
MIL-PRF-38535
SMJ320C30-40
50-ns
SMJ320C30-50
40-ns
64-Word
|
2004 - Not Available
Abstract: No abstract text available
Text: D Range, QML Processing Processed to MIL-PRF-38535 (QML) Performance - SMJ320C30-40 (50-ns Cycle) 40 MFLOPS 20 MIPS - SMJ320C30-50 (40-ns Cycle) 50 MFLOPS 25 MIPS Two 1K-Word à 32 , that can be designed into systems currently using costly bit-slice processors. D SMJ320C30-40 : 50-ns single-cycle execution time, 5% supply D SMJ320C30-50 : 40-ns single-cycle execution time, 5% supply Please , map Figure 1 shows the memory map for the SMJ320C30. See the TMS320C3x Userâs Guide (literature
|
Original
|
PDF
|
SMJ320C30
SGUS014H
32-Bit
MIL-PRF-38535
SMJ320C30-40
50-ns
SMJ320C30-50
40-ns
64-Word
|
2004 - Not Available
Abstract: No abstract text available
Text: D Range, QML Processing Processed to MIL-PRF-38535 (QML) Performance - SMJ320C30-40 (50-ns Cycle) 40 MFLOPS 20 MIPS - SMJ320C30-50 (40-ns Cycle) 50 MFLOPS 25 MIPS Two 1K-Word à 32 , that can be designed into systems currently using costly bit-slice processors. D SMJ320C30-40 : 50-ns single-cycle execution time, 5% supply D SMJ320C30-50 : 40-ns single-cycle execution time, 5% supply Please , map Figure 1 shows the memory map for the SMJ320C30. See the TMS320C3x Userâs Guide (literature
|
Original
|
PDF
|
SMJ320C30
SGUS014H
32-Bit
MIL-PRF-38535
SMJ320C30-40
50-ns
SMJ320C30-50
40-ns
64-Word
|
1991 - Not Available
Abstract: No abstract text available
Text: -38535 (QML) Performance - SMJ320C30-40 (50-ns Cycle) 40 MFLOPS 20 MIPS - SMJ320C30-50 (40-ns Cycle) 50 MFLOPS , processors. D SMJ320C30-40 : 50-ns single-cycle execution time, 5% supply D SMJ320C30-50 : 40 , shows the memory map for the SMJ320C30. See the TMS320C3x User's Guide (literature number SPRU031) for a , ns ns ns ns ns ns ns ns ns See Figure 9 for temperature dependence for the 40-MHz SMJ320C30. , SMJ320C30 DIGITAL SIGNAL PROCESSOR SGUS014H - FEBRUARY 1991 - REVISED JUNE 2004 2 D -55°C
|
Original
|
PDF
|
SMJ320C30
SGUS014H
MIL-PRF-38535
SMJ320C30-40
50-ns
SMJ320C30-50
40-ns
32-Bit
64-Word
|
1991 - Not Available
Abstract: No abstract text available
Text: SMJ320C30-40 (50-ns Cycle) 40 MFLOPS 20 MIPS - SMJ320C30-50 (40-ns Cycle) 50 MFLOPS 25 MIPS Two 1K-Word × 32 , that can be designed into systems currently using costly bit-slice processors. D SMJ320C30-40 : 50-ns single-cycle execution time, 5% supply D SMJ320C30-50 : 40-ns single-cycle execution time, 5% supply Please , memory map for the SMJ320C30. See the TMS320C3x User's Guide (literature number SPRU031) for a detailed , dependence for the 40-MHz SMJ320C30. * This parameter is not production tested. 28 POST OFFICE BOX 1443
|
Original
|
PDF
|
SMJ320C30
SGUS014H
MIL-PRF-38535
SMJ320C30-40
50-ns
SMJ320C30-50
40-ns
32-Bit
64-Word
|
1991 - Not Available
Abstract: No abstract text available
Text: SMJ320C30-40 (50-ns Cycle) 40 MFLOPS 20 MIPS - SMJ320C30-50 (40-ns Cycle) 50 MFLOPS 25 MIPS Two 1K-Word × 32 , that can be designed into systems currently using costly bit-slice processors. D SMJ320C30-40 : 50-ns single-cycle execution time, 5% supply D SMJ320C30-50 : 40-ns single-cycle execution time, 5% supply Please , memory map for the SMJ320C30. See the TMS320C3x User's Guide (literature number SPRU031) for a detailed , dependence for the 40-MHz SMJ320C30. * This parameter is not production tested. 28 POST OFFICE BOX 1443
|
Original
|
PDF
|
SMJ320C30
SGUS014H
MIL-PRF-38535
SMJ320C30-40
50-ns
SMJ320C30-50
40-ns
32-Bit
64-Word
|
1991 - P181 GB
Abstract: SMJ320C30 SMJ320C30-40 SMJ320C30-50
Text: MIL-PRF-38535 (QML) Performance - SMJ320C30-40 (50-ns Cycle) 40 MFLOPS 20 MIPS - SMJ320C30-50 (40 , that can be designed into systems currently using costly bit-slice processors. D SMJ320C30-40 : 50-ns single-cycle execution time, 5% supply D SMJ320C30-50 : 40-ns single-cycle execution time, 5% supply Please , 1991 - REVISED JUNE 2004 memory map Figure 1 shows the memory map for the SMJ320C30. See the , high-impedance state See Figure 9 for temperature dependence for the 40-MHz SMJ320C30. * This parameter is
|
Original
|
PDF
|
SMJ320C30
SGUS014H
MIL-PRF-38535
SMJ320C30-40
50-ns
SMJ320C30-50
40-ns
32-Bit
64-Word
P181 GB
SMJ320C30
SMJ320C30-40
SMJ320C30-50
|
1991 - Not Available
Abstract: No abstract text available
Text: SMJ320C30-40 (50-ns Cycle) 40 MFLOPS 20 MIPS - SMJ320C30-50 (40-ns Cycle) 50 MFLOPS 25 MIPS Two 1K-Word × 32 , that can be designed into systems currently using costly bit-slice processors. D SMJ320C30-40 : 50-ns single-cycle execution time, 5% supply D SMJ320C30-50 : 40-ns single-cycle execution time, 5% supply Please , memory map for the SMJ320C30. See the TMS320C3x User's Guide (literature number SPRU031) for a detailed , dependence for the 40-MHz SMJ320C30. * This parameter is not production tested. 28 POST OFFICE BOX 1443
|
Original
|
PDF
|
SMJ320C30
SGUS014H
MIL-PRF-38535
SMJ320C30-40
50-ns
SMJ320C30-50
40-ns
32-Bit
64-Word
|
1991 - Not Available
Abstract: No abstract text available
Text: SMJ320C30-40 (50-ns Cycle) 40 MFLOPS 20 MIPS - SMJ320C30-50 (40-ns Cycle) 50 MFLOPS 25 MIPS Two 1K-Word × 32 , that can be designed into systems currently using costly bit-slice processors. D SMJ320C30-40 : 50-ns single-cycle execution time, 5% supply D SMJ320C30-50 : 40-ns single-cycle execution time, 5% supply Please , memory map for the SMJ320C30. See the TMS320C3x User's Guide (literature number SPRU031) for a detailed , dependence for the 40-MHz SMJ320C30. * This parameter is not production tested. 28 POST OFFICE BOX 1443
|
Original
|
PDF
|
SMJ320C30
SGUS014H
MIL-PRF-38535
SMJ320C30-40
50-ns
SMJ320C30-50
40-ns
32-Bit
64-Word
|