RISCORE32300TM Search Results

Contextual Info:
 
       
 


 ◆ ◆ TM High-performance embedded RISController microprocessor, based on IDT RISCore32300TM 32-bit CPU core Based on MIPS-II RISC architecture with enhancements Scalar 5-stage pipeline minimizes branch and load

MIPS32 instruction set

Abstract: t8kb 79RC32334 MIPS32 RC32300 RC5000 RC64474
Contextual Info: RISCore32300TM Family Integrated Processor Featur tures 79RC32334 Preliminary Information* ◆ ◆ RC32300 32-bit Microprocessor – Up to 150 MHz operation – MIPS32 Instruction Set Architecture ISA – Cache prefetch instruction – Conditional move instruction

RC32134

Contextual Info: IDT79RC32134 RISCore32300TM Family System Controller Chip HDWXU WXUHV – – 8/16/ or 32-bit interface per bank Supports Flash ROM, SRAM, dual-port memory, and peripheral devices – Intel or Motorola style IO supports external wait-state generation ◆ 4 DMA Channels

pci slot pinout 33mhz

Abstract: IDT79RC32134 RC3041 RC32364 RC4640 RC4650 RC64474 RC64475 16550 initialization
Contextual Info: RISCore32300TM Family System Controller Chip Features IDT79RC32134 – 8/16/ or 32-bit interface per bank – Supports Flash ROM, SRAM, dual-port memory, and peripheral devices – Intel or Motorola style IO supports external wait-state generation ◆ 4 DMA Channels

0xbfc00380

Abstract: RC32300 RC32332 bfc00200 0xBFC00200
Contextual Info: Reducing Power Consumption in the RC32334 and RC32332 1RWHV Application Note AN-290 By Upendra Kulkani ,QWU ,QWURGXFWLRQ XFWLRQ Both the RC32332 and RC32334 integrated processors are based on the RISCore32300TM CPU core. This CPU core offers several methods of dramatically reducing the power consumption of the processor

Mem 5116

Abstract: IDT79RC32134 RC32364
Contextual Info: RISCore32300TM Family System Controller Chip HDWXU WXUHV IDT79RC32134 – – 8/16/ or 32-bit interface per bank Supports Flash ROM, SRAM, dual-port memory, and peripheral devices – Intel or Motorola style IO supports external wait-state generation ◆ 4 DMA Channels

Contextual Info: RISCore32300TM Family System Controller Chip Features IDT79RC32134 – 8/16/ or 32-bit interface per bank – Supports Flash ROM, SRAM, dual-port memory, and peripheral devices – Intel or Motorola style IO supports external wait-state generation ◆ 4 DMA Channels

pci slot pinout 33mhz

Abstract: IDT79RC32134 RC3041 RC32364 RC4640 RC4650 RC64474 RC64475
Contextual Info: RISCore32300TM Family System Controller Chip Features IDT79RC32134 – 8/16/ or 32-bit interface per bank – Supports Flash ROM, SRAM, dual-port memory, and peripheral devices – Intel or Motorola style IO supports external wait-state generation ◆ 4 DMA Channels

IDT79RC32134

Abstract: RC3041 RC32364 RC4640 RC4650 RC64474 RC64475 DPM 56
Contextual Info: IDT79RC32134 RISCore32300TM Family System Controller Chip HDWXU WXUHV – – 8/16/ or 32-bit interface per bank Supports Flash ROM, SRAM, dual-port memory, and peripheral devices – Intel or Motorola style IO supports external wait-state generation ◆ 4 DMA Channels

IDT79RC32134

Abstract: RC3041 RC32364 RC4640 RC4650 RC64474 RC64475
Contextual Info: IDT79RC32134 RISCore32300TM Family System Controller Chip
   – 8/16/ or 32-bit interface per bank – Supports Flash ROM, SRAM, dual-port memory, and peripheral devices – Intel or Motorola style IO supports external wait-state generation

Contextual Info: RISCore32300TM Family Integrated Processor Featur tures 79RC32334 Advance Information* ◆ RC32300 32-bit Microprocessor – Up to 150 MHz operation – MIPS32 Instruction Set Architecture ISA – Cache prefetch instruction – Conditional move instruction

BFC00380

Abstract: MTC0 RC32300 RC32332 RC32351 RC32355 RC32365 0xB800
Contextual Info: Reducing Power Consumption in the RC323xx Series Application Note AN-290 By Upendra Kulkarni Notes Revision History February 7, 2002: Initial publication. October 18, 2002: Changed device designation to RC3233x which includes 3 devices: RC32334, RC32333, and RC32332.

bta 137

Contextual Info: RC32364 RISControllerTM Embedded 32-bit Microprocessor, based on RISCore32300    ◆ – Variable number of locked entries – No performance penalty for address translation ◆ Flexible bus interface allows simple, low-cost designs – Bus interface runs at a fraction of pipeline rate

BTA 139

Abstract: 79RC32364 RC3041 RC32364 RC4640 RC4650
Contextual Info: 79RC32364 RISControllerTM Embedded 32-bit Microprocessor, based on RISCore32300 Features Flexible RC4000 compatible MMU with 32-page TLB on-chip – Variable page size – Variable number of locked entries – No performance penalty for address translation

IDT79RC32364

Abstract: R3051 R3052 R3081 R36100 R4640 RC32364 MCAT MIPS Translation Lookaside Buffer TLB R3000 SPECIAL2 SDBBP
Contextual Info: RC32364 Advanced Architecture 32-bit Embedded Microprocessor Reference Manual TM Version 1.0 May 1998 Integrated Device Technology, Inc. IDT79RC32364 RISControllerTM Embedded 32-bit Microprocessor, Hardware User’s Manual Version 1.0 May 1998 2975 Stender Way, Santa Clara, California 95054

RC3041

Abstract: RC32364 RC4640 RC4650
Contextual Info: RC32364 RISControllerTM Embedded 32-bit Microprocessor, based on RISCore32300 HDWXU WXUHV ◆ – Variable number of locked entries – No performance penalty for address translation ◆ Flexible bus interface allows simple, low-cost designs – Bus interface runs at a fraction of pipeline rate

IDT79RC32364

Abstract: 0xFFFFE200 RC32300 R3051 R3052 R3081 R36100 R4640 R4650 mcat
Contextual Info: IDT79RC32364 RISControllerTM Advanced Architecture 32-bit Embedded Microprocessor, User’s Reference Manual Version 1.1 April 1999 2975 Stender Way, Santa Clara, California 95054 Telephone: 800 345-7015 • TWX: 910-338-2070 • FAX: (408) 492-8674 Printed in U.S.A.

Contextual Info: 79RC32364 RISControllerTM Embedded 32-bit Microprocessor, based on RISCore32300 Featur tures ◆ ◆ Flexible RC4000 compatible MMU with 32-page TLB on-chip – Variable page size – Variable number of locked entries – No performance penalty for address translation

Contextual Info: 79RC32364 RISControllerTM Embedded 32-bit Microprocessor, based on RISCore32300 Features Flexible RC4000 compatible MMU with 32-page TLB on-chip – Variable page size – Variable number of locked entries – No performance penalty for address translation

Contextual Info:
 
   

  
!"" "" #"
$ 
  April 2000 2975 Stender Way, Santa Clara, California 95054 Telephone: 800 345-7015 • TWX: 910-338-2070 • FAX: (408) 492-8674 Printed in U.S.A.

Contextual Info:
 
   

  
!"" "" #"
$ 
  September 2000 2975 Stender Way, Santa Clara, California 95054 Telephone: 800 345-7015 • TWX: 910-338-2070 • FAX: (408) 492-8674