PLS163
Contextual Info: PLS163 Signetìcs Field-Programmable Address Decoder 12 X 9 Signetics Program m able Logic P roduct Specification Application Specific Products • Series 24 PIN CONFIGURATIO N DESCRIPTION FEATURES The PLS163 is a bipolar, Field-Program mable Address Decoder. The device
|
OCR Scan
|
pls163 |
PDF
|
BPW22A
Abstract: cm .02m z5u 1kv pin configuration of BFW10 la4347 B2X84 TDA3653 equivalent TRIAC TAG 9322 HEF40106BP equivalent fx4054 core dsq8
Contextual Info: Contents Page Page New product index Combined index and status codes viii x Mullard approved components BS9000, CECC, and D3007 lists CV list Integrated circuits Section index xliii 1 5 Standard functions LOGIC FAMILIES CMOS HE4000B family specifications CMOS HE4000B family survey
|
OCR Scan
|
bs9000d3007he4000b80ribution+10bpw22acm .02m z5u 1kvpin configuration of bfw10la4347b2x84tda3653 equivalenttriac tag 9322hef40106bp equivalentfx4054 coredsq8
|
PDF
|
ULC EPM5128
Abstract: 85C090 EP1200 epm5130 XC3020 PAL18P8 PLS163 XC2018 PLHS153 PLS100
Contextual Info: Tem ic S e m i c o n d u c t o r s Universal Logic Circuits * Technology TEM IC Field Programmable Devices Supported Semiconductors uses advanced sub- (*) micron CM OS technology in its ULC devices. The n-transistor channel lengths are sized at 0.8 microns
|
OCR Scan
|
gal16v8pal16p8pal18p8paaal16l8+15pal10l8pal14l4pal16l2pal16rp8pal16rp4pal16r8ulc epm512885c090ep1200epm5130xc3020pls163xc2018plhs153pls100
|
PDF
|
PAL29M16
Abstract: PLS105 PLS151 pls103 pls155 AMD PAL18P8 EP1200 PAL18P8 gal programming specification PAL32R16
Contextual Info: MATRA DESIGN SEMICOND 1ÌE D • 53^6455 MAXRA DESIGN SEMIOONDUCTOR d ia lis i b ■ UNIVERSAL LOGIC CIRCUIT ULC (tm) DEVICES i [p ir s D O o ifiiflo m ir ^ 0001037 fln o o ti August 1989 T -^ Z -W -O o i FEATURES Factory-customized pin- and function-compatible replacements for
|
OCR Scan
|
22v1024-pin800-338-gatepal29m16+9pls105pls151pls103pls155amd pal18p8ep1200pal18p8gal programming specificationpal32r16
|
PDF
|
mhs ulc
Abstract: PAL29M16 PLS100 fpla gal programming timing chart PLS101 PLUS405 matra universal logic circuit
Contextual Info: 4 TE D • SflbflMSb 0 0 D 1 D 0 S 73b ■ MMHS MATRA Preliminary llllr iilll I W I n H H l M H S November 1990 OPENASIC DATA SHEET_ UNIVERSAL LOGIC CIRCUIT ULC (tm) DEVICES FEATURES . FACTORY-CUSTOMIZED PIN- AND FUNCTIONCOMPATIBLE REPLACEMENTS FOR FIELDPROGRAMMABLE PAL(tm), GAL(lm), FPLA, AND
|
OCR Scan
|
mhs ulcpal29m16pls100 fplagal programming timing chart+3pls101plus405matra universal logic circuit
|
PDF
|
ck2605
Abstract: ck2678 PLHS16L8AN P16L8 PLS100 fpla plhs18p8an P16V8 82S155 F16L8 PLS154
Contextual Info: Philips Components-Signetics Third-party software support Programmable Logic Devices Data I/O Corporation 10525 Willows Road N E. P.O. Box 97046 Redmond, WA 98073-9746 Telephone: 206 881-6444 PART NUMBER 10020EV8 10H20EV8 10H20EV8 CK2605 CK2678 PHD16N8 PHD16N8
|
OCR Scan
|
10020ev810h20ev8ck2605ck2678+12phd16n8phd48n22plc105plc153plhs16l8anp16l8pls100 fplaplhs18p8anp16v882s155f16l8pls154
|
PDF
|