|
Contextual Info: XAUI IP Core User’s Guide January 2012 IPUG68_01.6 Table of Contents Chapter 1. Introduction . 4 Quick Facts . 4
|
Original
|
ipug68lfe3-35e-7fn484ceslfe3-70e-7fn672ceslfe3-150e-7+2fn1156cesd-2009
|
PDF
|
TN1176
Abstract: LFE395 alarm clock design of digital verilog IPUG68 CRPAT
Contextual Info: LatticeECP3 XAUI Demo Design User’s Guide July 2010 UG23_01.2 LatticeECP3 XAUI Demo Design User’s Guide Lattice Semiconductor Introduction This document provides technical information and instructions on using the LatticeECP3 XAUI Demo Design.
|
Original
|
tn1176lfe395alarm clock design of digital verilogipug68+1crpat
|
PDF
|
h945
Abstract: H944 transistor h945 h965 h946 H948 IR1518 BCM56800 h945 transistor H808
Contextual Info: LatticeECP3 and Broadcom 10 Gbps Physical/MAC Layer Interoperability July 2010 Technical Note TN1218 Introduction This technical note describes a Physical/MAC layer 10-Gigabit Ethernet interoperability test between a LatticeECP3 device and the Broadcom BCM56800 network switch. The test exercises the Physical/MAC layer
|
Original
|
tn121810-gigabitbcm56800h945+8h944transistor h945h965h946h948ir1518h945 transistorh808
|
PDF
|
h946
Abstract: H945 H944 h965 H924 h940 295050 transistor h945 H948 transistor BC rx
Contextual Info: LatticeECP3 and Marvell 10 Gbps Physical/MAC Layer Interoperability July 2010 Technical Note TN1219 Introduction This technical note describes a Physical/MAC Layer 10-Gigabit Ethernet interoperability test between a LatticeECP3 device and the Marvell Alaska 88X2040 device. The test exercises the Physical/MAC Layer up to
|
Original
|
tn121910-gigabit88x2040h946+9h945h944h965h924h940295050transistor h945h948transistor bc rx
|
PDF
|