Part Number
    Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    DM54LS132 Search Results

    DM54LS132 Datasheets (8)

    Select Manufacturer
    Part ECAD Model Manufacturer Description Datasheet Type PDF PDF Size Page count
    DM54LS132
    National Semiconductor Quad 2-Input NAND Gate with Schmitt Trigger Input Original PDF 107.95KB 4
    DM54LS132
    Unknown TTL Data Book 1980 Scan PDF 62.98KB 1
    DM54LS132J
    Fairchild Semiconductor Quad 2-lnput NAND Gates with Schmitt Trigger Inputs Scan PDF 112.23KB 6
    DM54LS132J
    National Semiconductor Quad 2-lnput NAND Gates with Schmitt Trigger Inputs Scan PDF 116.62KB 4
    DM54LS132J
    National Semiconductor 7 V, quad 2-input NAND gate with schmitt trigger input Scan PDF 67.18KB 3
    DM54LS132W
    Fairchild Semiconductor Quad 2-lnput NAND Gates with Schmitt Trigger Inputs Scan PDF 112.23KB 6
    DM54LS132W
    National Semiconductor Quad 2-lnput NAND Gates with Schmitt Trigger Inputs Scan PDF 116.62KB 4
    DM54LS132W
    National Semiconductor 7 V, quad 2-input NAND gate with schmitt trigger input Scan PDF 67.18KB 3
    SF Impression Pixel

    DM54LS132 Price and Stock

    National Semiconductor Corporation
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Quest Components DM54LS132J/883B 3
    • 1 $22.87
    • 10 $22.87
    • 100 $22.87
    • 1000 $22.87
    • 10000 $22.87
    Buy Now

    DM54LS132 Datasheets Context Search

    Catalog Datasheet Type Document Tags PDF

    DM74LS132N

    Abstract: DM54LS132J DM54LS132W DM74LS132M J14A M14A N14A W14B Y403
    Contextual Info: LS132 ZWA National ÆÆ Semiconductor DM54LS132/DM74LS132 Quad 2-Input NAND Gates with Schmitt Trigger Inputs General Description This device contains four Independent gates each of which performs the logic NANO function. Each input has hystere­ sis which increases the noise immunity and transforms a


    OCR Scan
    dm54ls132/dm74ls132tl/f/6389-1dm54ls132jdm54ls132w+7dm74ls132mdm74ls132nj14am14an14aw14by403 PDF

    LS132

    Contextual Info: LS132 yw\National ÆÜSemiconductor DM54LS132/DM74LS132 Quad 2-Input NAND Gates with Schmitt Trigger Inputs General Description This device contains four independent gates each of which performs the logic NAND function. Each input has hystere­ sis which increases the noise immunity and transforms a


    OCR Scan
    ls132dm54ls132/dm74ls132dm54ls132jdm54ls132w+2dm74ls132mdm74ls132n PDF

    SAFETY AWT 1 11

    Abstract: DM74LS132N B509 DM54LS132J DM54LS132W DM74LS132M J14A M14A N14A W14B
    Contextual Info: , June 1989 DM54LS132/DM74LS132 Quad 2-Input NAND Gates with Schmitt Trigger Inputs General Description This device contains lour independent gates each of which performs the logic NAND function. Each input has hystere­ sis which increases the noise immunity and transforms a


    OCR Scan
    dm54ls132/dm74ls132tl/f/6389-1dm54ls132jdm54ls132w+8dm74ls132mdm74ls132nsafety awt 1 11b509j14am14an14aw14b PDF

    Contextual Info: June 1989 Semiconductor DM54LS132/DM74LS132 Quad 2-Input NAND Gates with Schmitt Trigger Inputs General Description This device contains four independent gates each of which performs the logic NAND function. Each input has hystere­ sis which increases the noise immunity and transforms a


    OCR Scan
    dm54ls132/dm74ls132dm54ls132jdm54ls132wdm74ls132m+1dm74ls132n PDF

    DM74LS132N

    Abstract: dm74 quad 4 input DM54LS132 DM54LS132J DM54LS132W DM74LS132 DM74LS132M J14A M14A N14A
    Contextual Info: DM54LS132 DM74LS132 Quad 2-Input NAND Gates with Schmitt Trigger Inputs General Description This device contains four independent gates each of which performs the logic NAND function Each input has hysteresis which increases the noise immunity and transforms a


    Original
    dm54ls132dm74ls132dm54ls132jdm54ls132w+9dm74ls132mdm74ls132nc1995rrd-b30m105dm54ls13mdm74 quad 4 inputj14am14an14a PDF

    opa 2143

    Contextual Info: LS132 a National Semiconductor DM54LS132/DM74LS132 Quad 2-Input NAND Gates with Schmitt Trigger Inputs General Description This device contains four Independent gates each of which performs the logic NAND function. Each input has hystere­ sis which increases the noise immunity and transforms a


    OCR Scan
    dm54ls132/dm74ls132opa 2143 PDF

    DM 0356

    Abstract: ic dM 0365 R dm 0365 r
    Contextual Info: S E M IC O N D U C T O R tm DM74LS132 Quad 2-Input NAND Gates with Schmitt Trigger Inputs General Descriotion w hich increases th e noise im m unity and transform s a slow ly changing input signal to a fa s t changing, jitte r free output. This device contains fo u r independent gates each of which


    OCR Scan
    dm74ls132ds006389-1dm54ls132jdm54ls132w+5dm74ls132mdm74ls132ndm 0356ic dm 0365 rdm 0365 r PDF

    dm8130

    Abstract: 54175 DM74367 KS 2102 7486 ic truth table signetics 2502 ci 8602 gn block diagram ci 8602 gn 74s281 DM74LS76
    Contextual Info: 19 7 6 N atio n al S e m ico n d u cto r C o rp . p 1 ? I m • ' % TTL Data Book D EV IC E MIL i 2502 2503 2504 5400 54H00 54L00 54LS00 5401 54H01 54L01 54LS01 5402 54L02 54LS02 5403 54L03 54LS03 5404 54H04 54L04 54LS04 5405 54H05 54L05 54LS05 5406 5407 5408


    OCR Scan
    54h0054l0054ls0054h01+1654l0154ls0154l0254ls0254l0354ls03dm813054175dm74367ks 21027486 ic truth tablesignetics 2502ci 8602 gn block diagramci 8602 gn74s281dm74ls76 PDF

    DM74367

    Abstract: 54175 71ls97 DM74109 DM8160 om541 ci 8602 gn block diagram 5401 DM transistor 74L10 74S136
    Contextual Info: N ational Semiconductor Section 1 - 54/74 SSI DEVICES Connection Diagram s • Electrical Tables Section 2 - 54/74 M SI DEVICES Section 3 - National Semiconductor PROPRIETARY DEVICES Section 4 - National Semiconductor ADDITIONAL D EV KES t o NATIONAL Manufactured under one or more of the fo llowing U.S. patents: 3083262, 3189758, 3231797 , 3303356, 3317671, 3323071, 3381071, 3408542, 3421025, 3426423, 3440498, 3518750, 3519897, 3557431, 3560765,


    OCR Scan
    dm743675417571ls97dm74109+6dm8160om541ci 8602 gn block diagram5401 dm transistor74l1074s136 PDF

    7600401dx

    Abstract: FSCM 18324 M18510 54LS132 I44A
    Contextual Info: I R E V ISIO N S LTR DESCRIPTION OATE D Device 01 inactive for new desiqn. Add vendor, FSCM: 04713. 17 Sept 1985 E Remove vendor FSCM 18324. Delete minimum limits from propagation delay times. Hysteresis shall be guaranteed if not tested to specified limits.


    OCR Scan
    m38510/31303bd0d-std-100qpl-385107600401dx+4fscm 18324m1851054ls132i44a PDF

    DM74LS132

    Abstract: DM74LS132M DM74LS132N J14A M14A N14A W14B DM54LS132J DM54LS132W
    Contextual Info: DM74LS132 Quad 2-Input NAND Gates with Schmitt Trigger Inputs General Description This device contains four independent gates each of which performs the logic NAND function. Each input has hysteresis which increases the noise immunity and transforms a slowly


    Original
    dm74ls132ds006389-1dm54ls132jdm54ls132w+7dm74ls132mdm74ls132nds006389j14am14an14aw14b PDF

    U092

    Contextual Info: S E M IC O N D U C T O R tm DM74LS132 Quad 2-Input NAND Gates with Schmitt Trigger Inputs GGIIGrdl Description which increases the noise immunity and transforms a slowly changing input signal to a fast changing, jitter free output. This device contains four independent gates each of which


    OCR Scan
    dm74ls132ds006389-1dm54ls132jdm54ls132w+3dm74ls132mdm74ls132nu092 PDF