CD54AC112 Search Results
CD54AC112 Result Highlights (1)
| Part | ECAD Model | Manufacturer | Description | Download | Buy |
|---|---|---|---|---|---|
| CD54AC112F3A | Texas Instruments | Dual Negative Edge Triggered J-K Flip-Flops with Set and Reset 16-CDIP -55 to 125 |
|
|
CD54AC112 Datasheets (13)
| Part | ECAD Model | Manufacturer | Description | Datasheet Type | PDF Size | Page count | |
|---|---|---|---|---|---|---|---|
| CD54AC112 | Intersil | Dual J-K Flip-Flop with Set and Reset | Original | 10.91KB | 1 | ||
| CD54AC112 | Texas Instruments | DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET | Original | 337.36KB | 11 | ||
| CD54AC112 | Texas Instruments | DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET | Original | 331.76KB | 10 | ||
| CD54AC112 | Texas Instruments | Dual Negative Edge Triggered J-K Flip-Flops with Set and Reset | Original | 230.06KB | 8 | ||
| CD54AC112/3A | Harris Semiconductor | Dual J-K Flip-Flop with Set and Reset | Original | 10.91KB | 1 | ||
| CD54AC112-3A | Intersil | Dual J-K Flip-Flop with Set and Reset | Original | 10.92KB | 1 | ||
| CD54AC112F3A | Intersil | Dual J-K Flip-Flop with Set and Reset | Original | 10.91KB | 1 | ||
| CD54AC112F3A | Texas Instruments | Dual Negative Edge Triggered J-K Flip-Flops with Set and Reset 16-CDIP -55 to 125 | Original | 647.16KB | 15 | ||
| CD54AC112F3A | Texas Instruments | DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOPS WITH SET AND RESET | Original | 230.07KB | 8 | ||
| CD54AC112F3A | Unknown | Historical semiconductor price guide (US$ - 1998). From our catalog scanning project. | Historical | 35.08KB | 1 | ||
| CD54AC112F/3A | RCA Solid State | Dual J-K Flip-Flop with Set and Reset | Scan | 63.62KB | 2 | ||
| CD54AC112H | Texas Instruments | CD54AC112 - IC AC SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, UUC, FF/Latch | Original | 916.35KB | 15 | ||
| CD54AC112H | Harris Semiconductor | Dual J-K Flip-Flop with Set and Reset | Scan | 821.58KB | 10 |
CD54AC112 Price and Stock
Texas Instruments CD54AC112F3AFlip Flop Negative Edge 2 Element 1.8V, 2.5V, 3.3V, 5V 16-DIP Tube |
|||||||||||
| Distributors | Part | Package | Stock | Lead Time | Min Order Qty | Price | Buy | ||||
|
CD54AC112F3A | 13 | 1 |
|
Buy Now | ||||||
|
CD54AC112F3A | 4,917 |
|
Get Quote | |||||||
Texas Instruments CD54AC112HJ-K Flip-Flop, AC Series, 2-Func, Negative Edge Triggered, 2-Bit, Complementary Output, CMOS |
|||||||||||
| Distributors | Part | Package | Stock | Lead Time | Min Order Qty | Price | Buy | ||||
|
CD54AC112H | 9,177 |
|
Get Quote | |||||||
Texas Instruments CD54AC112EJbar-Kbar Flip-Flop, 2-Func, Negative Edge Triggered, CMOS, PDIP16 |
|||||||||||
| Distributors | Part | Package | Stock | Lead Time | Min Order Qty | Price | Buy | ||||
|
CD54AC112E | 5,024 |
|
Get Quote | |||||||
Texas Instruments CD54AC112MJbar-Kbar Flip-Flop, 2-Func, Negative Edge Triggered, CMOS, PDSO16 |
|||||||||||
| Distributors | Part | Package | Stock | Lead Time | Min Order Qty | Price | Buy | ||||
|
CD54AC112M | 4,530 |
|
Get Quote | |||||||
CD54AC112 Datasheets Context Search
| Catalog Datasheet | Type | Document Tags | |
|---|---|---|---|
|
Contextual Info: CD54AC112, CD74AC112 DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET SCHS325 – JANUARY 2003 D D D D D D CD54AC112 . . . F PACKAGE CD74AC112 . . . E OR M PACKAGE TOP VIEW AC Types Feature 1.5-V to 5.5-V Operation and Balanced Noise Immunity at 30% of the |
Original |
cd54ac112cd74ac112schs32524-ma+2 | |
|
Contextual Info: CD54AC112, CD74AC112 DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET SCHS325 – JANUARY 2003 D D D D D D CD54AC112 . . . F PACKAGE CD74AC112 . . . E OR M PACKAGE TOP VIEW AC Types Feature 1.5-V to 5.5-V Operation and Balanced Noise Immunity at 30% of the |
Original |
cd54ac112cd74ac112schs32524-ma+2 | |
AC112
Abstract: AC112M CD54AC112 CD54AC112F3A CD74AC112 CD74AC112E CD74AC112M CD74AC112M96
|
Original |
cd54ac112cd74ac112schs32524-ma+7 | |
|
Contextual Info: CD54AC112, CD74AC112 DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET SCHS325 – JANUARY 2003 D D D D D D CD54AC112 . . . F PACKAGE CD74AC112 . . . E OR M PACKAGE TOP VIEW AC Types Feature 1.5-V to 5.5-V Operation and Balanced Noise Immunity at 30% of the |
Original |
cd54ac112cd74ac112schs32524-ma+2 | |
|
Contextual Info: CD54AC112, CD74AC112 DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET SCHS325 – JANUARY 2003 D D D D D D CD54AC112 . . . F PACKAGE CD74AC112 . . . E OR M PACKAGE TOP VIEW AC Types Feature 1.5-V to 5.5-V Operation and Balanced Noise Immunity at 30% of the |
Original |
cd54ac112cd74ac112schs32524-ma+1 | |
|
Contextual Info: CD54AC112, CD74AC112 DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET SCHS325 – JANUARY 2003 D D D D D D CD54AC112 . . . F PACKAGE CD74AC112 . . . E OR M PACKAGE TOP VIEW AC Types Feature 1.5-V to 5.5-V Operation and Balanced Noise Immunity at 30% of the |
Original |
cd54ac112cd74ac112schs32524-ma+2 | |
|
Contextual Info: CD54AC112, CD74AC112 DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET SCHS325 – JANUARY 2003 D D D D D D CD54AC112 . . . F PACKAGE CD74AC112 . . . E OR M PACKAGE TOP VIEW AC Types Feature 1.5-V to 5.5-V Operation and Balanced Noise Immunity at 30% of the |
Original |
cd54ac112cd74ac112schs32524-ma+2 | |
|
Contextual Info: CD54AC112, CD74AC112 DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET SCHS325 – JANUARY 2003 D D D D D D CD54AC112 . . . F PACKAGE CD74AC112 . . . E OR M PACKAGE TOP VIEW AC Types Feature 1.5-V to 5.5-V Operation and Balanced Noise Immunity at 30% of the |
Original |
cd54ac112cd74ac112schs32524-ma+1 | |
CD74ACT109EContextual Info: Data sheet acquired from Harris Semiconductor SCHS282 This data sheet is applicable to the CD54/74AC109, CD54AC112, CD45ACT109, and CD54ACT112. See SCHS233 for information on the CD74AC112, CD74ACT109, and CD74ACT112. IMPORTANT NOTICE Texas Instruments and its subsidiaries TI reserve the right to make changes to their products or to discontinue |
Original |
schs282cd54/74ac109cd54ac112cd45act109+7 | |
|
Contextual Info: Data sheet acquired from Harris Semiconductor SCHS282 This data sheet is applicable to the CD54/74AC109, CD54AC112, CD45ACT109, and CD54ACT112. See SCHS233 for information on the CD74AC112, CD74ACT109, and CD74ACT112. IMPORTANT NOTICE Texas Instruments and its subsidiaries TI reserve the right to make changes to their products or to discontinue |
Original |
schs282cd54/74ac109cd54ac112cd45act109+5 | |
E0399Contextual Info: CD54AC112, CD74AC112 DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET SCHS325 – JANUARY 2003 D D D D D D CD54AC112 . . . F PACKAGE CD74AC112 . . . E OR M PACKAGE TOP VIEW AC Types Feature 1.5-V to 5.5-V Operation and Balanced Noise Immunity at 30% of the |
Original |
cd54ac112cd74ac112schs32524-ma+3 | |
|
Contextual Info: CD54AC112, CD74AC112 DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET SCHS325 – JANUARY 2003 D D D D D D CD54AC112 . . . F PACKAGE CD74AC112 . . . E OR M PACKAGE TOP VIEW AC Types Feature 1.5-V to 5.5-V Operation and Balanced Noise Immunity at 30% of the |
Original |
cd54ac112cd74ac112schs32524-ma+2 | |
AC112
Abstract: AC112M CD54AC112 CD54AC112F3A CD74AC112 CD74AC112E CD74AC112M CD74AC112M96
|
Original |
cd54ac112cd74ac112schs32524-ma+7 | |
|
Contextual Info: CD54AC112, CD74AC112 DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET SCHS325 – JANUARY 2003 D D D D D D CD54AC112 . . . F PACKAGE CD74AC112 . . . E OR M PACKAGE TOP VIEW AC Types Feature 1.5-V to 5.5-V Operation and Balanced Noise Immunity at 30% of the |
Original |
cd54ac112cd74ac112schs32524-ma+2 | |
|
|
|||
|
Contextual Info: CD54AC112, CD74AC112 DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET SCHS325 – JANUARY 2003 D D D D D D CD54AC112 . . . F PACKAGE CD74AC112 . . . E OR M PACKAGE TOP VIEW AC Types Feature 1.5-V to 5.5-V Operation and Balanced Noise Immunity at 30% of the |
Original |
cd54ac112cd74ac112schs32524-ma+2 | |
AC112M
Abstract: AC112 CD54AC112 CD54AC112F3A CD74AC112 CD74AC112E CD74AC112M CD74AC112M96
|
Original |
cd54ac112cd74ac112schs32524-ma+7 | |
|
Contextual Info: CD54AC112, CD74AC112 DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET SCHS325 – JANUARY 2003 D D D D D D CD54AC112 . . . F PACKAGE CD74AC112 . . . E OR M PACKAGE TOP VIEW AC Types Feature 1.5-V to 5.5-V Operation and Balanced Noise Immunity at 30% of the |
Original |
cd54ac112cd74ac112schs32524-ma+2 | |
AC112
Abstract: AC112M CD54AC112 CD54AC112F3A CD74AC112 CD74AC112E CD74AC112M CD74AC112M96
|
Original |
cd54ac112cd74ac112schs32524-ma+7 | |
AC112
Abstract: AC112M CD54AC112 CD54AC112F3A CD74AC112 CD74AC112E CD74AC112M CD74AC112M96
|
Original |
cd54ac112cd74ac112schs32524-ma+7 | |
AC112
Abstract: AC112M CD54AC112 CD54AC112F3A CD74AC112 CD74AC112E CD74AC112M CD74AC112M96
|
Original |
cd54ac112cd74ac112schs32524-ma+7 | |
|
Contextual Info: CD54AC112, CD74AC112 DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET SCHS325 – JANUARY 2003 D D D D D D CD54AC112 . . . F PACKAGE CD74AC112 . . . E OR M PACKAGE TOP VIEW AC Types Feature 1.5-V to 5.5-V Operation and Balanced Noise Immunity at 30% of the |
Original |
cd54ac112cd74ac112schs32524-ma+2 | |
|
Contextual Info: CD54AC112, CD74AC112 DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET SCHS325 – JANUARY 2003 D D D D D D CD54AC112 . . . F PACKAGE CD74AC112 . . . E OR M PACKAGE TOP VIEW AC Types Feature 1.5-V to 5.5-V Operation and Balanced Noise Immunity at 30% of the |
Original |
cd54ac112cd74ac112schs32524-ma+2 | |
AC112
Abstract: AC112M CD54AC112 CD54AC112F3A CD74AC112 CD74AC112E CD74AC112M CD74AC112M96
|
Original |
cd54ac112cd74ac112schs32524-ma+7 | |
|
Contextual Info: CD54AC112, CD74AC112 DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET SCHS325 – JANUARY 2003 D D D D D D CD54AC112 . . . F PACKAGE CD74AC112 . . . E OR M PACKAGE TOP VIEW AC Types Feature 1.5-V to 5.5-V Operation and Balanced Noise Immunity at 30% of the |
Original |
cd54ac112cd74ac112schs32524-ma+2 | |