83940DKILF Search Results
83940DKILF Datasheets (2)
| Part | ECAD Model | Manufacturer | Description | Datasheet Type | PDF Size | Page count | |
|---|---|---|---|---|---|---|---|
| 83940DKILF | Integrated Device Technology | Integrated Circuits (ICs) - Clock/Timing - Clock Buffers, Drivers - IC CLK BUF 2:18 250MHZ 32VFQFPN | Original | 234.91KB | |||
| 83940DKILFT | Integrated Device Technology | Integrated Circuits (ICs) - Clock/Timing - Clock Buffers, Drivers - IC CLK BUF 2:18 250MHZ 32VFQFPN | Original | 234.91KB |
83940DKILF Datasheets Context Search
| Catalog Datasheet | Type | Document Tags | |
|---|---|---|---|
83940DYILFContextual Info: 83940DI DOCUMENT ERRATA Supplemental Information This Document Errata reflects changes required for the device datasheet of 83940DYI, 83940DYILF, 83940DKI and 83940DKILF. Revision History September 9, 2010: First version of documentation errata for this device. |
Original |
83940di83940dyi83940dyilf83940dki+1 | |
9LPRS477CKL
Abstract: 9LPRS113AKLF 9lprs914eklf 9LPRS918JKLF 9LPRS355BKL 9LPRS393DKLFT CV179CNLG 9FG1903CKLFT 9lprs319dkl 9lprs387
|
Original |
tb0909-038-oct-20098-jan-2010notific00bklft+15 | |
ICS83940DI
Abstract: ICS83940DYI MO-220 MPC940L MS-026 IDT TOP SIDE package marking FORMAT
|
Original |
1-to18ics83940di1-to-18ics83940dyi+4 | |
|
Contextual Info: Low Skew, 1-to18 LVPECL-to-LVCMOS/LVTTL Fanout Buffer ICS83940DI DATA SHEET General Description Features The ICS83940DI is a low skew, 1-to-18 LVPECL- to-LVCMOS/LVTTL Fanout Buffer. The ICS83940DI has two selectable clock inputs. The PCLK, nPCLK pair can accept LVPECL, CML, or SSTL input levels. |
Original |
1-to18ics83940di1-to-18 | |
footprint jedec MS-026 LQFP
Abstract: ICS83940DI ICS83940DYI MO-220 MS-026 83940DYILF
|
Original |
1-to18ics83940di1-to-18footprint jedec ms-026 lqfp+4 | |
|
Contextual Info: Low Skew, 1-to18 LVPECL-to-LVCMOS/LVTTL Fanout Buffer ICS83940DI DATA SHEET General Description Features The ICS83940DI is a low skew, 1-to-18 LVPECL- to-LVCMOS/LVTTL Fanout Buffer. The ICS83940DI has two selectable clock inputs. The PCLK, nPCLK pair can accept LVPECL, CML, or SSTL input levels. |
Original |
1-to18ics83940di1-to-18 | |
843251AGI-HPLF
Abstract: 810252BKI-02LFT 843003BGI-09LFT NV021AM NV021AML NV021AMLFT 8432DYI-101LF 8430EY-11LF 844S2416CKI 840002AG-01LFT
|
Original |
tb0910-02mc88lv915teir2mc88lv926dwmc88lv926dwr2+16 |