75VL Search Results

keypad 4x6 matrix

Abstract: siemens M20 HHU6 B767 1LP6 B-857 B857
Contextual Info: Cellular Engine Siemens M20 / M20 Terminal Technische Beschreibung Daten Sprache SMS Fax V.24 +LQZHLVH]XU%HQXW]XQJ ,QKDOW ,QGH[  6LHPHQV,QIRUPDWLRQVXQG.RPPXQLNDWLRQVSURGXNWH +LQZHLVH]XU%HQXW]XQJ 1HEHQGHU:HUN]HXJOHLVWHRGHUGHP.XU]PHQÖ UHFKWH0DXVWDVWH GHV$FUREDW5HDGHUVVWHKHQ,KQHQIROJHQ

75576

Contextual Info: ODVK&$1309 ^ )ODVK&$1309 YDOXDWLRQ%RDUG 'RFXPHQWDWLRQ )XMLWVX0LFURHOHFWURQLFV(XURSH*PE+ 5HY 3DJH )ODVK&$1309 5HYLVLRQ 9 9 'DWH   $XWKRU 7.D 7.D 9 9   06W 06W 9 9

XRT75VL00

Abstract: X band attenuator am transmitter circuit diagram and hw to make it ide cable pin functions transistor substitution chart GR-253 GR-253-CORE GR-499-CORE XRT75L03 XRT75VL00IV
Contextual Info: 75VL00 E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR SEPTEMBER 2008 REV. 1.0.6 • On-chip clock synthesizer provides the appropriate GENERAL DESCRIPTION rate clock from a single 12.288 MHz Clock. The 75VL00 is a single-channel fully integrated

datatronic

Abstract: EL514-5 EL514-7 EL514-8 EL514-35 EL514-45 EL514-XX
Contextual Info: T DATATRONICS 2bE J> m 2 b S 1 4 flS DOOOESb T SERIES EL514 ECL 10K COMPATIBLE TRIPLE LOGIC DELAY MODULES f • • 16 Pin D IP Package » T h re e Independent Equal Delays ECL Input and O utp u t Levels » 7 0 ECL DC Fan-out Capacity Specifications: •

Contextual Info: áç 75VL00 E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR NOVEMBER 2003 REV. 1.0.2 • On-chip clock synthesizer provides the appropriate GENERAL DESCRIPTION rate clock from a single 12.288 MHz Clock. The 75VL00 is a single-channel fully integrated

Contextual Info: ” 6WDUWHU.LW YDOXDWLRQ%RDUG 'RFXPHQWDWLRQ XMLWVX0LFURHOHFWURQLFV(XURSH*PE+ 5HY  5HYLVLRQ 9 9 'DWH   $XWKRU 0HQ 0HQ +LVWRU\ &RPPHQW 1HZ'RFXPHQW $GGWURXEOHVKRRWLQJ -XPSHUGHIDXOWVHWWLQJVDUHPDUNHGZLWKWKHDVWHUL[

30DQ

Abstract: RDUG DV+3287+C
Contextual Info: 'RFXPHQWDWLRQ ODVK7HVW%RDUG 4)3)ODVK7HVW%RDUG 'RFXPHQWDWLRQ ^ )XMLWVX0LNURHOHNWURQLN*PE+ $P6LHEHQVWHLQ 'UHLHLFK%XFKVFKODJ*HUPDQ\ 5HYLVLRQ 'DWH   3DJH :DUUDQW\DQG'LVFODLPHU 'RFXPHQWDWLRQ)ODVK7HVW%RDUG 7R WKH PD[LPXP H[WHQW SHUPLWWHG E\ DSSOLFDEOH ODZ )XMLWVX 0LFURHOHFWURQLFV XURSH *PE+ UHVWULFWV LWV

Contextual Info: s a INNOVATION and EXCELLENCE O a o c /o c B M p t h * . BMP c o n v e r t e r ~ 5 /4 - Q MODELS 4 8 MADb //v liSA Dual Output High-Efficiency, Smaller-Package 25-40 Watt, DC/DC Converters DATEL’s n e w B M P M o d e ls a re fu lly p otted, 2 5 -4 0 W att, d u a l-o u tp u t D C /D C

Contextual Info: $SSOLFDWLRQ1RWH 3URJUDPPLQJ ODVK0LFURFRQWUROOHU )ð0&/;)DPLO\ ‹) +LVWRU\ WK $XJ WK 'HF WK 0DU WK 0DU WK -DQ 7.D 7.D 06W 7.D 7.D 9 9 9 9 9 1HZ)RUPDWQHZXSGDWHGYHUVLRQ

Contextual Info: D A T A T R O N IC S 2bE D • 2 b S 1 4 f l2 00002b0 Q ■ ~ T Z' Lf ‘r ? ~ I H SE R IE S E L 518 ECL 10K C O M P A TIB LE P R O G R A M M A B L E LO G IC D E L A Y M O D U L E S (6-B IT ) • • 6-Bit ECL Programmable Delay Line * 4 8 Pin DIP Package

Contextual Info: 5bE D DAT ATRONICS stsm as 0000253 3 • SERIES EL511 ECL 10K COMPATIBLE LOGIC DELAY MODULES - 5 TAPS • 5 Taps 16 Pin DIP Package • ECL Input & Output Levels * 5 Equally Spaced Taps • 70 ECL DC Fan-out Capacity Specifications: • Supply Voltage • Logic 1 Voltage(3)

Contextual Info: DATATRONICS 2bE D • 5bSlMS2 0000556 2 ■ ~ P - lf-r7 ~ | r7 SERIES EL516 ECL 10K COMPATIBLE PROGRAMMABLE DELAY MODULES (4-BIT) • • Digitally Programmable in 16 Delay Steps *3 2 Pin DIP Package ECL Input and Output Levels • 70 ECL DC Fan-output Capacity

129530

Abstract: 2T Y EL517
Contextual Info: DATATRONICS SbE D • SbSIMâS 0G0Q2S‘i 4 ■ T * - '4 - r H SERIES EL517 ECL 10K COMPATIBLE PROGRAMMABLE LOGIC DELAY MODULES (5-BIT) • • 5-Bit E C L Programmable Delay Line * 3 2 Pin D IP Package E C L Input and Output Levels • 70 E C L D C Fan-out Capacity

XRT75VL00

Abstract: GR-253 GR-253-CORE GR-499-CORE XRT75L03 XRT75VL00IV 4 line to 2 line priority encoder
Contextual Info: 75VL00 E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR FEBRUARY 2004 REV. 1.0.3 • On-chip clock synthesizer provides the appropriate GENERAL DESCRIPTION rate clock from a single 12.288 MHz Clock. The 75VL00 is a single-channel fully integrated

Contextual Info: áç 75VL00D E3/DS3/STS-1 LINE INTERFACE UNIT WITH SONET DESYNCHRONIZER NOVEMBER 2003 REV. 1.0.2 • On chip B3ZS/HDB3 encoder and decoder that can GENERAL DESCRIPTION be either enabled or disabled. The 75VL00D is a single-channel fully integrated Line Interface Unit LIU with Sonet Desynchronizer

567567

Abstract: VK-30 09rd
Contextual Info: ODVK&$1309 ^ )ODVK&$1309 YDOXDWLRQ%RDUG 'RFXPHQWDWLRQ )XMLWVX0LFURHOHFWURQLFV(XURSH*PE+ 5HY 3DJH )ODVK&$1309 5HYLVLRQ 9 9 'DWH   $XWKRU 7.D 7.D 9 9   06W 06W 9 9

L512-250

Abstract: EL512-150 EL512-1500 EL512-40 EL512-60 L512 ecl 10K compatible datatronics atronic
Contextual Info: T DATATRONICS 2bE D • EbSlMflE 0G0Ü5S4 T-H -T-IS 5 SERIES EL512 ECL 10K COMPATIBLE LOGIC DELAY MODULES - 10 TAPS I • • 10 Taps 32 Pin DIP Package • ECL Input & O utput Levels • 10 Equally Spaced Taps 70 ECL DC Fan-out Capacity Specifications:

EL514-XX

Contextual Info: DATATRONICS 2bE » • 3 2 b S 14Ô2 0 0 0 0 55 b SERIES EL514 ECL 10K COMPATIBLE TRIPLE LOGIC DELAY MODULES f • • 16 Pin DIP Package »Three Independent Equal Delays ECL Input and Output Levels » 7 0 ECL DC Fan-out Capacity Specifications: • •

XRT75VL00

Abstract: EA213
Contextual Info: áç 75VL00 E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR JANUARY 2005 REV. 1.0.5 • On-chip clock synthesizer provides the appropriate GENERAL DESCRIPTION rate clock from a single 12.288 MHz Clock. The 75VL00 is a single-channel fully integrated

EL516

Abstract: L-516
Contextual Info: 5kE'i> datatronics • ~ r - tf-r7 ~|r? 2bsmô2 o o o o e s a 2 ■ SERIES EL516 ECL 10K COMPATIBLE PROGRAMMABLE DELAY MODULES (4-BIT) • • Digitally Programmable in 16 Delay Steps * 3 2 Pin DIP Package ECL Input and Output Levels • 70 ECL DC Fan-output Capacity

XRT75VL00

Abstract: GR-253 GR-253-CORE GR-499-CORE XRT75L03 XRT75VL00D ANSI T1.105.03B 1997 chn 347 CHN 932
Contextual Info: 75VL00D E3/DS3/STS-1 LINE INTERFACE UNIT WITH SONET SEPTEMBER 2008 REV. 1.0.4 • On-chip clock synthesizer provides the appropriate GENERAL DESCRIPTION rate clock from a single 12.288 MHz Clock. The 75VL00D is a single-channel fully integrated Line Interface Unit LIU with Sonet Desynchronizer

Contextual Info: T DATATRONICS 2LE D • 5b514S 5 0 0 0025b ^ SERIES EL514 ECL 10K COMPATIBLE TRIPLE LOGIC DELAY MODULES • • 16 Pin DIP Package • Three Independent Equal Delays ECL Input and Output Levels • 70 ECL DC Fan-out Capacity Specifications: • • • •

Contextual Info: DATATRONICS 2bE D • 2b514fl2 000025=1 4 ■ " T - ' 4 - r M r ?. SERIES EL517 ECL 10K COMPATIBLE PROGRAMMABLE LOGIC DELAY MODULES (5-BIT) • 5-Bit E C L Programmable Delay Line *3 2 Pin DIP Package • ECL Input and Output Levels *7 0 E C L DC Fan-out Capacity

Contextual Info: f BbE DATATRONICS • d a b s m s s ooooes? □ ■ S E R I E S E L 5 1 5 E C L 1 0 K C O M P A T IB L E P R O G R A M M A B L E L O G IC D E L A Y M O D U L E S (3 -B IT ) • Digitally Programmable in 8 Delay Steps • 16 Pin DIP Package • EC L Input and Output Levels * 7 0 EC L DC Fan-out Capacity