74SSTUB32868 Search Results
74SSTUB32868 Result Highlights (2)
| Part | ECAD Model | Manufacturer | Description | Download | Buy |
|---|---|---|---|---|---|
| 74SSTUB32868AZRHR |
|
28-Bit to 56-Bit Registered Buffer with Address-Parity Test 176-NFBGA -40 to 85 |
|
|
|
| 74SSTUB32868ZRHR |
|
28-Bit to 56-Bit Registered Buffer with Address-Parity Test 176-NFBGA -40 to 85 |
|
|
74SSTUB32868 Datasheets (4)
| Part | ECAD Model | Manufacturer | Description | Datasheet Type | PDF Size | Page count | |
|---|---|---|---|---|---|---|---|
| 74SSTUB32868AZRHR |
|
28-Bit to 56-Bit Registered Buffer with Address-Parity Test 176-NFBGA -40 to 85 | Original | 617.17KB | 25 | ||
| 74SSTUB32868AZRHR |
|
Logic - Specialty Logic, Integrated Circuits (ICs), IC REGSTR BUFFER 28-56BIT 176BGA | Original | 26 | |||
| 74SSTUB32868ZRHR |
|
28-Bit to 56-Bit Registered Buffer with Address-Parity Test 176-NFBGA -40 to 85 | Original | 615.99KB | 25 | ||
| 74SSTUB32868ZRHR |
|
Logic - Specialty Logic, Integrated Circuits (ICs), IC CONFIG REG BUFF 28BIT 176-BGA | Original | 26 |
74SSTUB32868 Price and Stock
Texas Instruments 74SSTUB32868AZRHRIC CONFIG REG BUF 28BIT 176NFBGA |
|||||||||||
| Distributors | Part | Package | Stock | Lead Time | Min Order Qty | Price | Buy | ||||
|
74SSTUB32868AZRHR | Reel | 2,000 | 1,000 |
|
Buy Now | |||||
|
74SSTUB32868AZRHR | 4 |
|
Buy Now | |||||||
|
74SSTUB32868AZRHR | 7,000 | 30 |
|
Buy Now | ||||||
|
74SSTUB32868AZRHR | 9,252 | 1 |
|
Buy Now | ||||||
Texas Instruments 74SSTUB32868ZRHRIC CONFIG REG BUF 28BIT 176NFBGA |
|||||||||||
| Distributors | Part | Package | Stock | Lead Time | Min Order Qty | Price | Buy | ||||
|
|
74SSTUB32868ZRHR | Cut Tape | 1 |
|
Buy Now | ||||||
|
|
74SSTUB32868ZRHR |
|
Get Quote | ||||||||
|
|
74SSTUB32868ZRHR | 47,936 | 30 |
|
Buy Now | ||||||
|
|
74SSTUB32868ZRHR | 90,910 | 1 |
|
Buy Now | ||||||
Rochester Electronics LLC 74SSTUB32868ZRHRIC CONFIG REG BUF 28BIT 176NFBGA |
|||||||||||
| Distributors | Part | Package | Stock | Lead Time | Min Order Qty | Price | Buy | ||||
|
|
74SSTUB32868ZRHR | Bulk | 29 |
|
Buy Now | ||||||
Rochester Electronics LLC 74SSTUB32868AZRHRIC CONFIG REG BUF 28BIT 176NFBGA |
|||||||||||
| Distributors | Part | Package | Stock | Lead Time | Min Order Qty | Price | Buy | ||||
|
|
74SSTUB32868AZRHR | Bulk | 29 |
|
Buy Now | ||||||
74SSTUB32868 Datasheets Context Search
| Catalog Datasheet | Type | Document Tags | |
|---|---|---|---|
|
Contextual Info: 74SSTUB32868A www.ti.com SCAS846B – JULY 2007 – REVISED NOVEMBER 2007 28-BIT TO 56-BIT REGISTERED BUFFER WITH ADDRESS-PARITY TEST FEATURES 1 • Member of the Texas Instruments Widebus+ Family • Pinout Optimizes DDR2 DIMM PCB Layout • 1-to-2 Outputs Support Stacked DDR2 DIMMs |
Original |
74SSTUB32868A SCAS846B 28-BIT 56-BIT | |
|
Contextual Info: 74SSTUB32868 www.ti.com . SCAS835C – JUNE 2007 – REVISED MARCH 2009 28-BIT TO 56-BIT REGISTERED BUFFER WITH ADDRESS-PARITY TEST |
Original |
74SSTUB32868 SCAS835C 28-BIT 56-BIT | |
|
Contextual Info: 74SSTUB32868A www.ti.com. SCAS846C – JULY 2007 – REVISED MARCH 2009 28-BIT TO 56-BIT REGISTERED BUFFER WITH ADDRESS-PARITY TEST |
Original |
74SSTUB32868A SCAS846C 28-BIT 56-BIT | |
74SSTUB32868A
Abstract: 74SSTUB32868AZRHR Q13A D1-D28
|
Original |
74SSTUB32868A SCAS846C 28-BIT 56-BIT 74SSTUB32868A 74SSTUB32868AZRHR Q13A D1-D28 | |
|
Contextual Info: 74SSTUB32868A www.ti.com. SCAS846C – JULY 2007 – REVISED MARCH 2009 28-BIT TO 56-BIT REGISTERED BUFFER WITH ADDRESS-PARITY TEST |
Original |
74SSTUB32868A SCAS846C 28-BIT 56-BIT | |
|
Contextual Info: 74SSTUB32868 www.ti.com SCAS835 – JUNE 2007 28-BIT TO 56-BIT REGISTERED BUFFER WITH ADDRESS-PARITY TEST • FEATURES • • • • • • • • Member of the Texas Instruments Widebus+ Family Pinout Optimizes DDR2 DIMM PCB Layout 1-to-2 Outputs Supports Stacked DDR2 DIMMs |
Original |
74SSTUB32868 SCAS835 28-BIT 56-BIT | |
|
Contextual Info: 74SSTUB32868A www.ti.com SCAS846 – JULY 2007 – REVISED SEPTEMBER 2007 28-BIT TO 56-BIT REGISTERED BUFFER WITH ADDRESS-PARITY TEST • FEATURES 1 • Member of the Texas Instruments Widebus+ Family • Pinout Optimizes DDR2 DIMM PCB Layout • 1-to-2 Outputs Support Stacked DDR2 DIMMs |
Original |
74SSTUB32868A SCAS846 28-BIT 56-BIT | |
q28bContextual Info: 74SSTUB32868A www.ti.com SCAS846 – JULY 2007 28-BIT TO 56-BIT REGISTERED BUFFER WITH ADDRESS-PARITY TEST • FEATURES • • • • • • • • Member of the Texas Instruments Widebus+ Family Pinout Optimizes DDR2 DIMM PCB Layout 1-to-2 Outputs Support Stacked DDR2 DIMMs |
Original |
74SSTUB32868A SCAS846 28-BIT 56-BIT q28b | |
|
Contextual Info: 74SSTUB32868A www.ti.com SCAS846 – JULY 2007 28-BIT TO 56-BIT REGISTERED BUFFER WITH ADDRESS-PARITY TEST • FEATURES • • • • • • • • Member of the Texas Instruments Widebus+ Family Pinout Optimizes DDR2 DIMM PCB Layout 1-to-2 Outputs Support Stacked DDR2 DIMMs |
Original |
74SSTUB32868A SCAS846 28-BIT 56-BIT | |
|
Contextual Info: 74SSTUB32868 www.ti.com . SCAS835C – JUNE 2007 – REVISED MARCH 2009 28-BIT TO 56-BIT REGISTERED BUFFER WITH ADDRESS-PARITY TEST |
Original |
74SSTUB32868 SCAS835C 28-BIT 56-BIT | |
|
Contextual Info: 74SSTUB32868A www.ti.com SCAS846B – JULY 2007 – REVISED NOVEMBER 2007 28-BIT TO 56-BIT REGISTERED BUFFER WITH ADDRESS-PARITY TEST FEATURES 1 • Member of the Texas Instruments Widebus+ Family • Pinout Optimizes DDR2 DIMM PCB Layout • 1-to-2 Outputs Support Stacked DDR2 DIMMs |
Original |
74SSTUB32868A SCAS846B 28-BIT 56-BIT | |
|
Contextual Info: 74SSTUB32868 www.ti.com SCAS835B – JUNE 2007 – REVISED NOVEMBER 2007 28-BIT TO 56-BIT REGISTERED BUFFER WITH ADDRESS-PARITY TEST FEATURES 1 • Member of the Texas Instruments Widebus+ Family • Pinout Optimizes DDR2 DIMM PCB Layout • 1-to-2 Outputs Supports Stacked DDR2 DIMMs |
Original |
74SSTUB32868 SCAS835B 28-BIT 56-BIT | |
|
Contextual Info: 74SSTUB32868 www.ti.com . SCAS835C – JUNE 2007 – REVISED MARCH 2009 28-BIT TO 56-BIT REGISTERED BUFFER WITH ADDRESS-PARITY TEST |
Original |
74SSTUB32868 SCAS835C 28-BIT 56-BIT | |
|
Contextual Info: 74SSTUB32868A www.ti.com. SCAS846C – JULY 2007 – REVISED MARCH 2009 28-BIT TO 56-BIT REGISTERED BUFFER WITH ADDRESS-PARITY TEST |
Original |
74SSTUB32868A SCAS846C 28-BIT 56-BIT | |
|
|
|||
74SSTUB32868
Abstract: 74SSTUB32868ZRHR Q13A
|
Original |
74SSTUB32868 SCAS835C 28-BIT 56-BIT 74SSTUB32868 74SSTUB32868ZRHR Q13A | |
|
Contextual Info: 74SSTUB32868 www.ti.com SCAS835 – JUNE 2007 28-BIT TO 56-BIT REGISTERED BUFFER WITH ADDRESS-PARITY TEST • FEATURES • • • • • • • • Member of the Texas Instruments Widebus+ Family Pinout Optimizes DDR2 DIMM PCB Layout 1-to-2 Outputs Supports Stacked DDR2 DIMMs |
Original |
74SSTUB32868 SCAS835 28-BIT 56-BIT | |
|
Contextual Info: 74SSTUB32868A www.ti.com. SCAS846C – JULY 2007 – REVISED MARCH 2009 28-BIT TO 56-BIT REGISTERED BUFFER WITH ADDRESS-PARITY TEST |
Original |
74SSTUB32868A SCAS846C 28-BIT 56-BIT | |
|
Contextual Info: 74SSTUB32868A www.ti.com SCAS846B – JULY 2007 – REVISED NOVEMBER 2007 28-BIT TO 56-BIT REGISTERED BUFFER WITH ADDRESS-PARITY TEST FEATURES 1 • Member of the Texas Instruments Widebus+ Family • Pinout Optimizes DDR2 DIMM PCB Layout • 1-to-2 Outputs Support Stacked DDR2 DIMMs |
Original |
74SSTUB32868A SCAS846B 28-BIT 56-BIT | |
|
Contextual Info: 74SSTUB32868 www.ti.com SCAS835B – JUNE 2007 – REVISED NOVEMBER 2007 28-BIT TO 56-BIT REGISTERED BUFFER WITH ADDRESS-PARITY TEST FEATURES 1 • Member of the Texas Instruments Widebus+ Family • Pinout Optimizes DDR2 DIMM PCB Layout • 1-to-2 Outputs Supports Stacked DDR2 DIMMs |
Original |
74SSTUB32868 SCAS835B 28-BIT 56-BIT | |
|
Contextual Info: 74SSTUB32868A www.ti.com. SCAS846C – JULY 2007 – REVISED MARCH 2009 28-BIT TO 56-BIT REGISTERED BUFFER WITH ADDRESS-PARITY TEST |
Original |
74SSTUB32868A SCAS846C 28-BIT 56-BIT | |
|
Contextual Info: 74SSTUB32868 www.ti.com . SCAS835C – JUNE 2007 – REVISED MARCH 2009 28-BIT TO 56-BIT REGISTERED BUFFER WITH ADDRESS-PARITY TEST |
Original |
74SSTUB32868 SCAS835C 28-BIT 56-BIT | |
Q16AContextual Info: 74SSTUB32868 www.ti.com SCAS835A – JUNE 2007 – REVISED SEPTEMBER 2007 28-BIT TO 56-BIT REGISTERED BUFFER WITH ADDRESS-PARITY TEST • FEATURES 1 • Member of the Texas Instruments Widebus+ Family • Pinout Optimizes DDR2 DIMM PCB Layout • 1-to-2 Outputs Supports Stacked DDR2 DIMMs |
Original |
74SSTUB32868 SCAS835A 28-BIT 56-BIT Q16A | |
|
Contextual Info: 74SSTUB32868 www.ti.com SCAS835B – JUNE 2007 – REVISED NOVEMBER 2007 28-BIT TO 56-BIT REGISTERED BUFFER WITH ADDRESS-PARITY TEST FEATURES 1 • Member of the Texas Instruments Widebus+ Family • Pinout Optimizes DDR2 DIMM PCB Layout • 1-to-2 Outputs Supports Stacked DDR2 DIMMs |
Original |
74SSTUB32868 SCAS835B 28-BIT 56-BIT | |
|
Contextual Info: 74SSTUB32868 www.ti.com SCAS835B – JUNE 2007 – REVISED NOVEMBER 2007 28-BIT TO 56-BIT REGISTERED BUFFER WITH ADDRESS-PARITY TEST FEATURES 1 • Member of the Texas Instruments Widebus+ Family • Pinout Optimizes DDR2 DIMM PCB Layout • 1-to-2 Outputs Supports Stacked DDR2 DIMMs |
Original |
74SSTUB32868 SCAS835B 28-BIT 56-BIT | |