74LVC109PW Search Results
74LVC109PW Datasheets (12)
| Part | ECAD Model | Manufacturer | Description | Datasheet Type | PDF Size | Page count | |
|---|---|---|---|---|---|---|---|
| 74LVC109PW | 
 
 | 
Dual J Inverted(K)Flip-flop with Set and Reset, Positive-Edge Trigger | Original | 110.99KB | 10 | ||
| 74LVC109PW | Unknown | Historical semiconductor price guide (US$ - 1998). From our catalog scanning project. | Historical | 31.8KB | 1 | ||
| 74LVC109PW | 
 
 | 
Dual JK flip-flop with set and reset, positive-edge trigger | Scan | 177.39KB | 5 | ||
| 74lVC109PW | 
 
 | 
Dual JK flip-flop with set and reset, positive-edge trigger | Scan | 185.88KB | 5 | ||
| 74LVC109PW,112 | 
 
 | 
Dual JK(not) flip-flop with set and reset; positive-edge trigger - Description: 3.3V Dual J-/K Flip-Flop with Set and Reset; Positive-Edge Trigger ; Fmax: 330 MHz; Logic switching levels: TTL ; Output drive capability: +/- 24 mA ; Power dissipation considerations: Low Power or Battery Applications ; Propagation delay: 4.0@3.3V ns; Voltage: 1.2-3.6; Package: SOT403-1 (TSSOP16); Container: Tube | Original | 104.88KB | 18 | ||
| 74LVC109PW,112 | 
 
 | 
74LVC109 - IC LVC/LCX/Z SERIES, DUAL POSITIVE EDGE TRIGGERED J-KBAR FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16, PLASTIC, TSSOP1-16, FF/Latch | Original | 130.2KB | 17 | ||
| 74LVC109PW,118 | 
 
 | 
Dual JK(not) flip-flop with set and reset; positive-edge trigger - Description: 3.3V Dual J-/K Flip-Flop with Set and Reset; Positive-Edge Trigger ; Fmax: 330 MHz; Logic switching levels: TTL ; Output drive capability: +/- 24 mA ; Power dissipation considerations: Low Power or Battery Applications ; Propagation delay: 4.0@3.3V ns; Voltage: 1.2-3.6; Package: SOT403-1 (TSSOP16); Container: Reel Pack, SMD, 13" | Original | 104.88KB | 18 | ||
| 74LVC109PW,118 | 
 
 | 
74LVC109 - IC LVC/LCX/Z SERIES, DUAL POSITIVE EDGE TRIGGERED J-KBAR FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16, 4.40 MM,PLASTIC, MO-153, SOT403-1, TSSOP1-16, FF/Latch | Original | 130.2KB | 17 | ||
| 74LVC109PWDH | 
 
 | 
Dual J Inverted K flip-flop with set and reset, positive-edge trigger | Original | 105.56KB | 10 | ||
| 74LVC109PW-T | 
 
 | 
Dual JK(not) flip-flop with set and reset; positive-edge trigger - Description: 3.3V Dual J-/K Flip-Flop with Set and Reset; Positive-Edge Trigger ; Fmax: 330 MHz; Logic switching levels: TTL ; Output drive capability: +/- 24 mA ; Power dissipation considerations: Low Power or Battery Applications ; Propagation delay: 4.0@3.3V ns; Voltage: 1.2-3.6 | Original | 104.88KB | 18 | ||
| 74LVC109PW-T | 
 
 | 
74LVC109 - IC LVC/LCX/Z SERIES, DUAL POSITIVE EDGE TRIGGERED J-KBAR FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16, PLASTIC, TSSOP1-16, FF/Latch | Original | 130.2KB | 17 | ||
| 74LVC109PW-T | Unknown | Historical semiconductor price guide (US$ - 1998). From our catalog scanning project. | Historical | 31.8KB | 1 | 
74LVC109PW Price and Stock
NXP Semiconductors 74LVC109PW,112IC FF JK TYPE DBL 1-BIT 16-TSSOP | 
|||||||||||
| Distributors | Part | Package | Stock | Lead Time | Min Order Qty | Price | Buy | ||||
 
 | 
74LVC109PW,112 | Tube | 
  | 
Buy Now | |||||||
 
 | 
74LVC109PW,112 | 2,516 | 
  | 
Get Quote | |||||||
NXP Semiconductors 74LVC109PW,118IC FF JK TYPE DBL 1-BIT 16-TSSOP | 
|||||||||||
| Distributors | Part | Package | Stock | Lead Time | Min Order Qty | Price | Buy | ||||
 
 | 
74LVC109PW,118 | Reel | 
  | 
Buy Now | |||||||
 
 | 
74LVC109PW,118 | 2,132 | 
  | 
Get Quote | |||||||
NXP Semiconductors 74LVC109PW-T | 
|||||||||||
| Distributors | Part | Package | Stock | Lead Time | Min Order Qty | Price | Buy | ||||
 
 | 
74LVC109PW-T | 2,402 | 
  | 
Get Quote | |||||||
 
 | 
74LVC109PW-T | 1,921 | 
  | 
Buy Now | |||||||
Philips Semiconductors 74LVC109PW | 
|||||||||||
| Distributors | Part | Package | Stock | Lead Time | Min Order Qty | Price | Buy | ||||
 
 | 
74LVC109PW | 96 | 
  | 
Get Quote | |||||||
 
 | 
74LVC109PW | 76 | 
  | 
Buy Now | |||||||
NXP Semiconductors 74LVC109PW | 
|||||||||||
| Distributors | Part | Package | Stock | Lead Time | Min Order Qty | Price | Buy | ||||
 
 | 
74LVC109PW | 28 | 
  | 
Get Quote | |||||||
 
 | 
74LVC109PW | 127 | 
  | 
Buy Now | |||||||
74LVC109PW Datasheets Context Search
| Catalog Datasheet | Type | Document Tags | |
|---|---|---|---|
5555 FAIRCHILD optocoupler
Abstract: MC74HC374N 74hc14n equivalent NC7S125M5 14069 HCF4541BEY APPLICATION HCF4013BE 4026 fairchild datasheet 14543 motorola Motorola DM74LS139N 
  | 
 Original  | 
SCYB017A A010203 5555 FAIRCHILD optocoupler MC74HC374N 74hc14n equivalent NC7S125M5 14069 HCF4541BEY APPLICATION HCF4013BE 4026 fairchild datasheet 14543 motorola Motorola DM74LS139N | |
| 
 Contextual Info: Philips Semiconductors Product specification Dual JK flip-flop with set and reset; positive-edge trigger 74LVC109 FEATURES DESCRIPTION • Wide supply voltage range of 1.2 to 3.6 V The 74LVC1G9 is a low-voltage Si-gate CMOS device that is pin and function compatible with 74HC/HCT109.  | 
 OCR Scan  | 
74LVC109 74LVC1G9 74HC/HCT109. 74LVC109 SV00904 | |
| 
 Contextual Info: IM P \ P -H n H IE '1 74LVC109 Dual JK flip-flop with set and reset; positive-edge trigger Product specification Supersedes data of 1997 Mar 18 IC24 Data Handbook Philips Semiconductors 1998 Apr 28 PHILIPS Philips Semiconductors Product specification Dual JR flip-flop with set and reset; positive-edge trigger  | 
 OCR Scan  | 
74LVC109 74LVC109 74HC/HCT109. 74LVC109t | |
74LVC109
Abstract: 74LVC109A 74LVC109D 74LVC109DB 74LVC109PW SSOP16 TSSOP16 MNA860 
  | 
 Original  | 
74LVC109 74LVC109A SCA76 R20/04/pp18 74LVC109 74LVC109D 74LVC109DB 74LVC109PW SSOP16 TSSOP16 MNA860 | |
74LVC109Contextual Info: 74LVC109 Dual JK flip-flop with set and reset; positive-edge trigger Rev. 5 — 29 November 2012 Product data sheet 1. General description The 74LVC109A is a dual positive edge triggered JK flip-flop featuring: • • • • individual J and K inputs clock CP inputs  | 
 Original  | 
74LVC109 74LVC109A 74LVC109 | |
74LVC109
Abstract: 74LVC109D 74LVC109DB 74LVC109PW 
  | 
 OCR Scan  | 
74LVC109 74LVC109 74HC/HCT109. 711052b 74LVC109D 74LVC109DB 74LVC109PW | |
74LVC109
Abstract: 74LVC109D 74LVC109DB 74LVC109PW 
  | 
 OCR Scan  | 
74LVC109 74LVC109 74HC/HCT109. CI0754Ã 74LVC109D 74LVC109DB 74LVC109PW | |
| 
 Contextual Info: Product Specification Philips Semiconductors Dual JK flip-flop with set and reset; positive-edge trigger FEATURES • • • • • • • Wide supply voltage range of 1.2 V to 3.6 V In accordance with JEDEC standard no. 8-1 A. Inputs accept voltages upto  | 
 OCR Scan  | 
74LVC109 | |
74LVC109
Abstract: 1RDD 1712J 
  | 
 OCR Scan  | 
74LVC109 74LVC109 1RDD 1712J | |
MC0628R
Abstract: 40373 74hc14n equivalent 4046 application note philips HCF4060BE HCF4017BE SN74121 application note MC74HC373DW mc0628 HCF4053BE 
  | 
 Original  | 
SCYB017A T74ALVC32374 74CBTLV16211 SN74CBTD16211 SN74SSTV16859 SN74CBTLV16211GRDR SN74ALVC16245AGRDR -SN74SSTV16859GKER MC0628R 40373 74hc14n equivalent 4046 application note philips HCF4060BE HCF4017BE SN74121 application note MC74HC373DW mc0628 HCF4053BE | |
5555 FAIRCHILD optocoupler
Abstract: DM74LS75N MC74HC373DW 74hc14n equivalent HCF4060BE 40373 NC7S125M5X datasheet 14543 motorola 14049 CD40106BE 
  | 
 Original  | 
SCYB017A A010203 5555 FAIRCHILD optocoupler DM74LS75N MC74HC373DW 74hc14n equivalent HCF4060BE 40373 NC7S125M5X datasheet 14543 motorola 14049 CD40106BE | |
74LVC109
Abstract: 74LVC109PW 
  | 
 Original  | 
74LVC109 74LVC109 74HC/HCT109. 74LVC109PW |