TTL 7486
Abstract: 74 LS 00 Logic Gates 7486 TTL 74LS86 TTL ls 7486 TTL 7486 AND propagation delay
Contextual Info: Signetics I 7486, LS86, S8Ó Gates Quad Two-Input Exclusive-OR Gate Product Specification Logic Products TYPICAL PROPAGATION DELAY TYPE TYPICAL SUPPLY CURRENT TOTAL 7486 14ns 30mA 74LS86 10ns 6.1mA 74S86 7ns 50mA ORDERING CODE COMMERCIAL RANGE V cc = 5 V + 5 % ; T a = 0°C to +70°C
|
OCR Scan
|
74ls8674s86n7486nn74ls86n+11n74s86nn74ls86dn74s86d40/navm15pffttl 748674 ls 00 logic gates7486 ttl74ls86 ttlls 7486ttl 7486 and propagation delay
|
PDF
|
7486 pin configuration
Abstract: 74LS 7486 TTL 7486 7486 TTL 7486 signetics
Contextual Info: Signetics I 7486, LS86, S86 Gates Quad Two-Input Exclusive-OR Gate Product Specification Logic Products TYPICAL SUPPLY CURRENT TOTAL TYPICAL PROPAGATION DELAY TYPE 7486 14ns 30mA 74LS86 10ns 6.1mA 74S86 7ns 50mA ORDERING CODE COMMERCIAL RANGE VCc = 5V ±5% ; T A = 0°C to + 70°C
|
OCR Scan
|
74ls8674s86n7486nn74ls86n+9n74s86nn74ls86dn74s86d40jua7486 pin configuration74ls 7486ttl 74867486 ttl7486 signetics
|
PDF
|
001-04
Contextual Info: fita SANYO SEMICONDUCTOR CORP 7 cili707b 0010401 HIT B H S A J S3E D -T-HZ- 2 / Ko.3629 MLC74HC86 CMOS High-Speed Standard Logic Quad 2-Input EX-OR Gate Features •The MLC74HC86 consists of 4 identical 2-input exclusive-OR gates. ■Uses CMOS silicon gate process technology to achieve operating speeds similar to LS-TTL 74LS86
|
OCR Scan
|
i707bmlc74hc8674ls8654ls/74ls+1001-04
|
PDF
|
|
Contextual Info: LS TTL DN74LS Series DN74LS86 DN74LS86 Quad 2 -input Exclusive OR Gates • Description P-1 D N 74LS86 contains four 2-input exclusive O R gate circuits. ■ • • • • Features Low pow er consum ption P d = 30.5m V typical High speed ( t pd = 10ns typical)
|
OCR Scan
|
dn74lsdn74ls8674ls8614-pin |
PDF
|
DN74LS86
Abstract: VM48
Contextual Info: I DN74LS86 LS TTL DN74LS Series DN74LS86 Quad 2 -input Exclusive OR Gates • P-1 Description DN 74LS86 contains four 2-input exclusive O R gate circuits. ■ • • • • Features Low pow er consum ption P<j = 30.5m V typical High speed ( t p(i = 10ns typical)
|
OCR Scan
|
dn74lsdn74ls8614-pinso-14d+1vm48
|
PDF
|
ic 74ls86
Abstract: 74LS86 pin configuration ic
Contextual Info: GD54/74LS86 QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES Description Pin Configuration This device contains four independent 2-input Exclusive-OR gates. It performs the Boolean func tions Y = A B = A B + A B in positive logic. 1 1A 2 1B 3 1V 4 5 6 7 2A 2B 2Y
|
OCR Scan
|
gd54/74ls86ic 74ls8674ls86 pin configuration ic |
PDF
|
7486PC
Abstract: 74LS86PC
Contextual Info: 86 CONNECTION DIAGRAM PINOUT A v£4/7486 J/S4S/74S86 0 / / ^ 7 6 V54LS/74LS86 o / / 1 1 < - { QUAD 2-INPUT EXCLUSIVE-OR GATE ORDERING CODE: See Section 9 PIN PKGS OUT COMMERCIAL GRADE MILITARY GRADE Vcc = +5.0 V ±5%, T a = 0°C to +70°C Vcc = +5.0 V ±10%,
|
OCR Scan
|
j/s4s/74s86v54ls/74ls867486pc74s86pc+674ls86pc7486dc74s86dc74ls86dc5486dm54s86dm
|
PDF
|
|
Contextual Info: LS TTL DN74LS Series DN74LS86 DN74LS86 b 1074 l Sg£> Quad 2 -input Exclusive OR Gates • P-1 Description D N 74LS86 contains four 2-input exclusive OR gate circuits. ■ • • • • Features Low pow er consum ption P d = 30.5m V typical High speed ( tpd = 10ns typical)
|
OCR Scan
|
dn74lsdn74ls8674ls8614-pin+1ma161
|
PDF
|
74LS86PC
Abstract: 74LS86 fan-out 7486 pinout 74LS86p 74LS86 gate diagram 7486PC 74LS86 74ls86 pin diagram 74s86 gate 74LS86FC
Contextual Info: NATIONAL SEHICOND -CLOGIO 05E D I b501152 00^3731 S I , r-Y&s* 86 CONNECTION DIAGRAM PINOUT A 54/7486 54S/74S86 54LS/74LS86 QUAD 2-INPUT EXCLUSIVE-OR GATE Q [1•' "'jj □ [I [I F G ORDERING CODE: See Section 9 PIN PKGS COMMERCIAL GRADE Vcc = +5.0 V ±5%,
|
OCR Scan
|
b50115254s/74s8654ls/74ls867486pc+1474s86pc74ls86pc7486dc74s86dc74ls86dc7486fc74ls86 fan-out7486 pinout74ls86p74ls86 gate diagram74ls8674ls86 pin diagram74s86 gate74ls86fc
|
PDF
|
TTL 7486
Abstract: 7486 TTL 7486 PIN CONFIGURATION pin configuration of 7486 7486 7486 signetics pin configuration 7486 LS86 74ls gate symbols 74ls ttl 132
Contextual Info: Signefics I 7486, LS86, S86 Gates Quad Two-Input Exclusive-OR Gate Product Specification Logic Products T Y P IC A L PR O P A G A TIO N D E LA Y TYPE T Y P IC A L SU PP LY C U R R E N T T O T A L 7486 14ns 30m A 74LS86 10ns 6.1m A 74S 86 7ns 50m A ORDERING CODE
|
OCR Scan
|
74ls8674s86n7486nn74ls86n+16n74s86nn74ls86dn74s86d10sul10lsulwf07580sttl 74867486 ttl7486 pin configurationpin configuration of 748674867486 signeticspin configuration 7486ls8674ls gate symbols74ls ttl 132
|
PDF
|
TTL 74ls86
Abstract: 4 inputs OR gate truth table 74ls86 74LS86 truth table 74ls86 datasheet SN54/74LS86 schottky 74LS86 5 inputs OR gate truth table 74LS86 ttl truth table NOT gate 74
Contextual Info: SN54/74LS86 QUAD 2-INPUT EXCLUSIVE OR GATE QUAD 2-INPUT EXCLUSIVE OR GATE LOW POWER SCHOTTKY VCC 14 13 12 11 10 9 8 J SUFFIX CERAMIC CASE 632-08 14 1 2 3 4 5 6 1 7 GND N SUFFIX PLASTIC CASE 646-06 14 1 TRUTH TABLE IN OUT A B Z L L H H L H L H L H H L 14 1
|
Original
|
sn54/74ls8651a-02sn54lsxxjsn74lsxxn+10sn74lsxxdttl 74ls864 inputs or gate truth table74ls8674ls86 truth table74ls86 datasheetschottky 74ls865 inputs or gate truth table74ls86 ttltruth table not gate 74
|
PDF
|
TTL 7486
Abstract: 74LS86 pin configuration N74LS86N 7486 signetics 74ls ttl 132 74ls86 74LS 74S86 LS86 N7486N
Contextual Info: Signelics I 7486, LS86, S86 Gates Quad T w o-Inp ut Exclusive-OR Gate Product Specification L o gic P roducts TY PE T Y P IC A L P R O P A G A TIO N DELAY T Y P IC A L SU P P LY C U R R E N T T O T A L 7486 14ns 30m A 74LS86 10ns 6.1m A 74S 86 7ns 50m A
|
OCR Scan
|
74ls8674s86n7486nn74ls86n+12n74s86nn74ls86dn74s86d10sul10lsulwf07570sttl 748674ls86 pin configuration7486 signetics74ls ttl 13274lsls86
|
PDF
|
74ls86
Abstract: 74ls86p ic 74ls86 74Ls86 IC
Contextual Info: M M O T O R O L A SN54/74LS86 p *i rïïi n*i r n n°i r n r»i TRUTH T A B LE IN OU QUAD 2-INPUT EXCLUSIVE OR GATE □ □ LOW POWER SCHOTTKY 111 LLI til ilJ LI J Suffix — Case 632-08 (Ceramic) N Suffix — Case 646-06 (Plastic) GUARANTEED OPERATING HANSES
|
OCR Scan
|
sn54/74ls8674ls8674ls86pic 74ls86+174ls86 ic
|
PDF
|
74LS86
Abstract: TTL 74ls86 truth table NOT gate 74 74LS86 ttl truth table and gate 74 74LS86 truth table truth table OR gate 74 751A-02 4 inputs OR gate truth table 5 inputs OR gate truth table
Contextual Info: SN54/74LS86 QUAD 2-INPUT EXCLUSIVE OR GATE QUAD 2-INPUT EXCLUSIVE OR GATE LOW POWER SCHOTTKY VCC 14 13 12 11 10 9 8 J SUFFIX CERAMIC CASE 632-08 14 1 2 3 4 5 6 1 7 GND N SUFFIX PLASTIC CASE 646-06 14 1 TRUTH TABLE IN OUT A B Z L L H H L H L H L H H L 14 1
|
Original
|
sn54/74ls8651a-02sn54lsxxjsn74lsxxn+11sn74lsxxd74ls86ttl 74ls86truth table not gate 7474ls86 ttltruth table and gate 7474ls86 truth tabletruth table or gate 74751a-024 inputs or gate truth table5 inputs or gate truth table
|
PDF
|
|
|
CI 74LS08
Abstract: 7432 TTL fairchild TTL 7421 74LS21 ttl 7432 TTL 74ls32 TTL 7409 TTL 7486 TTL 74ls86 TTL 7432 fairchild
Contextual Info: FAIRCHILD LOGIC/CONNECTION DIAGRAMS D IG IT A L-T T L D16 547408, 54H/74H08, 54S/74S08, 54LS/74LS08 54/7409, 54S/74S09, 54LS/74LS09 D18 54/7411, 54H/74H11, 54S/74S11, 54LS/74LS11, 54S/74S15, 54LS/74LS15 D17 9S41 1^1 FH [iä| [vii Eòi [T| r»1 Vcc Vcc füi
|
OCR Scan
|
54h/74h0854s/74s0854ls/74ls0854s/74s09+1654ls/74ls0954h/74h2154ls/74ls2154s/74s3254ls/74ls3254h/74h11ci 74ls087432 ttl fairchildttl 742174ls21ttl 7432ttl 74ls32ttl 7409ttl 7486ttl 74ls86ttl 7432 fairchild
|
PDF
|
74LS86 gate diagram
Abstract: 74LS86 GATE 74ls86 pin diagram l74ls86 pin diagram of 74ls86
Contextual Info: SANYO SEM ICONDUCTOR COUP ' 12 E D I 7Ti707ti DDDSbTa 7 T -V 3 -^ / LC74HC86M* t CMOS High-Speed Standard Logic LC74HC Series 3034A Quad 2-Input Exclusive OR Gate 2187. , Features • T he L C 7 4 H C 8 6 M consists of 4 identical 2-input exctusive-OR gates.
|
OCR Scan
|
7ti707tilc74hc86mlc74hc74ls86+7lc74hc865146ki74ls86 gate diagram74ls86 gate74ls86 pin diagraml74ls86pin diagram of 74ls86
|
PDF
|
logic diagram of 7432
Abstract: CI 7408 TTL 7486 7408 s.i 7408 FL 9014 7486 nor CI 74LS08 7408 fairchild 7432 TTL
Contextual Info: FAIRCHILD LOGIC/CONNECTION DIAGRAMS DIGITAL-TTL D16 547408, 54H/74H08, 54S/74S08, 54LS/74LS08 54/7409, 54S/74S09, 54LS/74LS09 D18 54/7411, 54H/74H11, 54S/74S11, 54LS/74LS11, 54S/74S15, 54LS/74LS15 D17 9S41 1^1 FH [iä| [vii Eòi [T| r»1 Vcc Vcc füi Fai np f i ! Föi lyi rn
|
OCR Scan
|
54h/74h0854s/74s0854ls/74ls0854s/74s09+1654ls/74ls0954h/74h2154ls/74ls2154s/74s3254ls/74ls3254h/74h11logic diagram of 7432ci 7408ttl 74867408 s.i7408fl 90147486 norci 74ls087408 fairchild7432 ttl
|
PDF
|
ic 74ls86
Abstract: 74Ls86 IC TTL IC 74 IC - 74LS86 5 inputs OR gate truth table truth table NOT gate 74 74LSxx all gate ic data 74 TTL 74ls86
Contextual Info: M O TO R O LA QUAD 2-INPUT EXCLUSIVE OR GATE QUAD 2-INPUT EXCLUSIVE OR GATE LOW POWER SCHOTTKY Vcc f u i n âi rfi rrn röi m in J SU FFIX C E R A M IC C A SE 632-08 LiJ LiJ LU LAJ LU LU LU QND N SUFFIX PLASTIC C A SE 646-06 1 TRUTH TABLE OUT IN A B Z D SUFFIX
|
OCR Scan
|
51a-02ic 74ls8674ls86 icttl ic 74+6ic - 74ls865 inputs or gate truth tabletruth table not gate 7474lsxxall gate ic data 74ttl 74ls86
|
PDF
|
74ls624
Abstract: 74LS86 pin configuration ic ic 74ls86 74LS86 pin configuration pin diagram of ic 74LS163 msan configuration 74LS163 74Ls163 IC 74ls86 datasheet 74Ls86 IC
Contextual Info: Application Note MSAN-124 MT8971B/72B DNIC Application Circuits ISSUE 3 June 1995 Connection to Line Protection Circuit for the LIN Pin Transformer Selection In a typical application, the LIN pin of the MT8971B/ 72B will be connected to a line through a
|
Original
|
msan-124mt8971b/72bmt8971b/100nf+1074ls62474ls86 pin configuration icic 74ls8674ls86 pin configurationpin diagram of ic 74ls163msan configuration74ls16374ls163 ic74ls86 datasheet74ls86 ic
|
PDF
|
M74HC86
Contextual Info: Æ 7 SGS-THOMSON Ä T# M54HC86 M74HC86 QUAD EXCLUSIVE OR GATE • HIGH SPEED tPD = 10 ns TYP. AT Vcc = 5 V ■ LOW POWER DISSIPATION Ice = 1 mA (MAX.) AT Ta = 25 *C ■ HIGH NOISE IMMUNITY Vnih = V nil = 28 % Vcc (MIN.) ■ OUTPUT DRIVE CAPABILITY 10 LSTTL LOADS
|
OCR Scan
|
m54hc86m74hc8654/74ls8686f1r+2m54/74hc8600s44l7
|
PDF
|
74LS86 PIN
Abstract: 74hc86 74LS86 gate diagram M74HC86
Contextual Info: M54HC86 M74HC86 SGS-THOMSON QUAD EXCLUSIVE OR GATE • HIGH SPEED tPD = 13 ns TYP. at VCc = 5V ■ LOW POWER DISSIPATION Ice = 1 i*A (MAX.) at Ta = 25°C ■ HIGH NOISE IMMUNITY V nih = VNIL = 28 »/o VCC (MIN.) ■ OUTPUT DRIVE CAPABILITY 10 LSTTL LOADS
|
OCR Scan
|
m54hc86m74hc8654/74ls86m54/74hc86+374ls86 pin74hc8674ls86 gate diagram
|
PDF
|
ic 74ls86
Abstract: M74HC86 74hc86 54HC 74HC M54HC86 74LS86 noise immunity CRD Diode
Contextual Info: ! SGS-THOMSON M54HC86 M 74HC86 KÆD g[^(ô [i[L[l(gin^ KilD(gS QUAD EXCLUSIVE OR GATE i HIGH SPEED tPD = 13 ns (TYP.) at VCc = 5 V i LOW POWER DISSIPATION Ice = 1 >*A (MAX.) at T a = 25°C i HIGH NOISE IMMUNITY VNIH = V nil = 28% Vcc (MIN.) i OUTPUT DRIVE CAPABILITY
|
OCR Scan
|
m54hc86m74hc86280/c54/74ls86+9m54/74hc86s-10219s-10220ic 74ls8674hc8654hc74hc74ls86 noise immunitycrd diode
|
PDF
|
74HC86 equivalent
Contextual Info: SbE D • 7^2*1237 003*5627 Sfl? ■ SGTH Æ T S C S -T H O M S O N ^ 7 #m DMflOMi[L[l TnS®RDÖ i M 54 HC86 M 7 4 H C 86 s g s-THonsoN T " Ì 2 -2-1 QUAD EXCLUSIVE OR GATE ■ HIGH SPEED tPD = 13 ns TYP. at Vcc = 5V ■ LOW POWER DISSIPATION Ice = 1 jtA (MAX.) at TA = 25°C
|
OCR Scan
|
m74hc86m54hc86s-10220s-10221+174hc86 equivalent
|
PDF
|
74HC86
Abstract: 74HC86 equivalent 74LS86 noise immunity 74hc86b M74HC86
Contextual Info: M54HC86 M74HC86 SGS-THOMSON M ^ [E [L i O T ( 9 iO ( ê S QUAD EXCLUSIVE OR GATE HIGH SPEED tpD = 10 ns (TYP.) AT Vcc = 5 V LOW POWER DISSIPATION Icc = 1 nA (MAX.) AT Ta = 25 "C HIGH NOISE IMMUNITY V nih = V nil = 28 % Vcc (MIN.) OUTPUT DRIVE CAPABILITY
|
OCR Scan
|
m54hc86m74hc8654/74ls8686f1r+774hc86m74hc86c1rm54/74hc8674hc8674hc86 equivalent74ls86 noise immunity74hc86b
|
PDF
|