Part Number
    Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    74AC11032DBLE Search Results

    74AC11032DBLE Datasheets (3)

    Texas Instruments
    Part ECAD Model Manufacturer Description Datasheet Type PDF PDF Size Page count
    74AC11032DBLE
    Texas Instruments QUADRUPLE 2-INPUT POSITIVE-OR GATES Original PDF 76.45KB 5
    74AC11032DBLE
    Texas Instruments Quadruple 2-Input Positive-OR Gates 16-SSOP -40 to 85 Original PDF 621.75KB 14
    74AC11032DBLE
    Texas Instruments 74AC11032 - Quadruple 2-Input Positive-OR Gates 16-SSOP -40 to 85 Original PDF 1.21MB 23
    SF Impression Pixel

    74AC11032DBLE Price and Stock

    Texas Instruments

    Texas Instruments 74AC11032DBLE

    OR Gate 4-Element 2-IN 16-Pin SSOP T/R
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Bristol Electronics 74AC11032DBLE 12,000
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    Get Quote
    Quest Components 74AC11032DBLE 9,600
    • 1 $3.56
    • 10 $3.56
    • 100 $3.56
    • 1000 $1.96
    • 10000 $1.78
    Buy Now
    Vyrian 74AC11032DBLE 6,557
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    Get Quote

    Texas Instruments SN74AC11032DBLE

    OR Gate, AC Series, 4-Func, 2-Input, CMOS, PDSO16
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Vyrian SN74AC11032DBLE 4,268
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    Get Quote

    74AC11032DBLE Datasheets Context Search

    Catalog Datasheet Type Document Tags PDF

    Contextual Info: 74AC11032 QUADRUPLE 2-INPUT POSITIVE-OR GATE SCAS007C – JULY 1987 – REVISED APRIL 1996 D D D D D, DB, OR N PACKAGE TOP VIEW Center-Pin VCC and GND Configurations Minimize High-Speed Switching Noise EPIC  (Enhanced-Performance Implanted CMOS) 1-µm Process


    Original
    74AC11032 SCAS007C 500-mA 300-mil 74AC11032DR 74AC11032N 74AC11032NSR PDF

    74AC11032

    Abstract: 74AC11032D 74AC11032DBLE 74AC11032DBR 74AC11032DR 74AC11032N 74AC11032NSR MO-150
    Contextual Info: 74AC11032 QUADRUPLE 2-INPUT POSITIVE-OR GATE SCAS007C – JULY 1987 – REVISED APRIL 1996 D D D D D, DB, OR N PACKAGE TOP VIEW Center-Pin VCC and GND Configurations Minimize High-Speed Switching Noise EPIC  (Enhanced-Performance Implanted CMOS) 1-µm Process


    Original
    74AC11032 SCAS007C 500-mA 300-mil 74AC11032 74AC11032D 74AC11032DBLE 74AC11032DBR 74AC11032DR 74AC11032N 74AC11032NSR MO-150 PDF

    Contextual Info: 74AC11032 QUADRUPLE 2-INPUT POSITIVE-OR GATE SCAS007C – JULY 1987 – REVISED APRIL 1996 D D D D D, DB, OR N PACKAGE TOP VIEW Center-Pin VCC and GND Configurations Minimize High-Speed Switching Noise EPIC  (Enhanced-Performance Implanted CMOS) 1-µm Process


    Original
    74AC11032 SCAS007C 500-mA 300-mil PDF

    Contextual Info: 74AC11032 QUADRUPLE 2-INPUT POSITIVE-OR GATE SCAS007C – JULY 1987 – REVISED APRIL 1996 D D D D D, DB, OR N PACKAGE TOP VIEW Center-Pin VCC and GND Configurations Minimize High-Speed Switching Noise EPIC  (Enhanced-Performance Implanted CMOS) 1-µm Process


    Original
    74AC11032 SCAS007C 500-mA 300-mil PDF

    Contextual Info: 74AC11032 QUADRUPLE 2-INPUT POSITIVE-OR GATE SCAS007C – JULY 1987 – REVISED APRIL 1996 D D D D D, DB, OR N PACKAGE TOP VIEW Center-Pin VCC and GND Configurations Minimize High-Speed Switching Noise EPIC  (Enhanced-Performance Implanted CMOS) 1-µm Process


    Original
    74AC11032 SCAS007C 500-mA 300-mil PDF

    Contextual Info: 74AC11032 QUADRUPLE 2-INPUT POSITIVE-OR GATE SCAS007C – JULY 1987 – REVISED APRIL 1996 D D D D D, DB, OR N PACKAGE TOP VIEW Center-Pin VCC and GND Configurations Minimize High-Speed Switching Noise EPIC  (Enhanced-Performance Implanted CMOS) 1-µm Process


    Original
    74AC11032 SCAS007C 500-mA 300-mil MSSO002E MO-150 PDF

    Contextual Info: 74AC11032 QUADRUPLE 2-INPUT POSITIVE-OR GATE SCAS007C – JULY 1987 – REVISED APRIL 1996 D D D D D, DB, OR N PACKAGE TOP VIEW Center-Pin VCC and GND Configurations Minimize High-Speed Switching Noise EPIC  (Enhanced-Performance Implanted CMOS) 1-µm Process


    Original
    74AC11032 SCAS007C 500-mA 300-mil MSSO002E MO-150 PDF

    Contextual Info: 74AC11032 QUADRUPLE 2-INPUT POSITIVE-OR GATE SCAS007C – JULY 1987 – REVISED APRIL 1996 D D D D D, DB, OR N PACKAGE TOP VIEW Center-Pin VCC and GND Configurations Minimize High-Speed Switching Noise EPIC  (Enhanced-Performance Implanted CMOS) 1-µm Process


    Original
    74AC11032 SCAS007C 500-mA 300-mil MSSO002E MO-150 PDF

    Contextual Info: 74AC11032 QUADRUPLE 2-INPUT POSITIVE-OR GATE SCAS007C – JULY 1987 – REVISED APRIL 1996 D D D D D, DB, OR N PACKAGE TOP VIEW Center-Pin VCC and GND Configurations Minimize High-Speed Switching Noise EPIC  (Enhanced-Performance Implanted CMOS) 1-µm Process


    Original
    74AC11032 SCAS007C 500-mA 300-mil PDF

    74AC11032

    Abstract: 74AC11032D 74AC11032DBLE 74AC11032DBR 74AC11032DBRE4 74AC11032DE4 74AC11032DR 74AC11032DRE4 74AC11032N
    Contextual Info: 74AC11032 QUADRUPLE 2-INPUT POSITIVE-OR GATE SCAS007C – JULY 1987 – REVISED APRIL 1996 D D D D D, DB, OR N PACKAGE TOP VIEW Center-Pin VCC and GND Configurations Minimize High-Speed Switching Noise EPIC  (Enhanced-Performance Implanted CMOS) 1-µm Process


    Original
    74AC11032 SCAS007C 500-mA 300-mil 74AC11032 74AC11032D 74AC11032DBLE 74AC11032DBR 74AC11032DBRE4 74AC11032DE4 74AC11032DR 74AC11032DRE4 74AC11032N PDF

    74AC11032

    Abstract: 74AC11032D 74AC11032DBLE 74AC11032DBR 74AC11032DBRE4 74AC11032DBRG4 74AC11032DE4 74AC11032DG4 74AC11032DR
    Contextual Info: 74AC11032 QUADRUPLE 2-INPUT POSITIVE-OR GATE SCAS007C – JULY 1987 – REVISED APRIL 1996 D D D D D, DB, OR N PACKAGE TOP VIEW Center-Pin VCC and GND Configurations Minimize High-Speed Switching Noise EPIC  (Enhanced-Performance Implanted CMOS) 1-µm Process


    Original
    74AC11032 SCAS007C 500-mA 300-mil 74AC11032 74AC11032D 74AC11032DBLE 74AC11032DBR 74AC11032DBRE4 74AC11032DBRG4 74AC11032DE4 74AC11032DG4 74AC11032DR PDF

    Contextual Info: 74AC11032 QUADRUPLE 2-INPUT POSITIVE-OR GATE SCAS007C – JULY 1987 – REVISED APRIL 1996 D D D D D, DB, OR N PACKAGE TOP VIEW Center-Pin VCC and GND Configurations Minimize High-Speed Switching Noise EPIC  (Enhanced-Performance Implanted CMOS) 1-µm Process


    Original
    74AC11032 SCAS007C 500-mA 300-mil MSSO002E MO-150 PDF

    Contextual Info: 74AC11032 QUADRUPLE 2-INPUT POSITIVE-OR GATE SCAS007C – JULY 1987 – REVISED APRIL 1996 D D D D D, DB, OR N PACKAGE TOP VIEW Center-Pin VCC and GND Configurations Minimize High-Speed Switching Noise EPIC  (Enhanced-Performance Implanted CMOS) 1-µm Process


    Original
    74AC11032 SCAS007C 500-mA 300-mil scla008 scyd013 sdyu001x sgyc003d scyb017a PDF

    74AC11032

    Abstract: 74AC11032D 74AC11032DBLE 74AC11032DBR 74AC11032DBRE4 74AC11032DBRG4 74AC11032DE4 74AC11032DG4 74AC11032DR
    Contextual Info: 74AC11032 QUADRUPLE 2-INPUT POSITIVE-OR GATE SCAS007C – JULY 1987 – REVISED APRIL 1996 D D D D D, DB, OR N PACKAGE TOP VIEW Center-Pin VCC and GND Configurations Minimize High-Speed Switching Noise EPIC  (Enhanced-Performance Implanted CMOS) 1-µm Process


    Original
    74AC11032 SCAS007C 500-mA 300-mil MO-150 74AC11032 74AC11032D 74AC11032DBLE 74AC11032DBR 74AC11032DBRE4 74AC11032DBRG4 74AC11032DE4 74AC11032DG4 74AC11032DR PDF

    Contextual Info: 74AC11032 QUADRUPLE 2-INPUT POSITIVE-OR GATE SCAS007C – JULY 1987 – REVISED APRIL 1996 D D D D D, DB, OR N PACKAGE TOP VIEW Center-Pin VCC and GND Configurations Minimize High-Speed Switching Noise EPIC  (Enhanced-Performance Implanted CMOS) 1-µm Process


    Original
    74AC11032 SCAS007C 500-mA 300-mil PDF