74192 pin configuration
Abstract: 74LS192 PIN CONFIGURATION TTL 74192 74192 74192 four bit binary counter 74193 state diagram up counter 74193 pin configuration 74192 up/down decade (0-9) counter 74193 pin diagram of 74192
Contextual Info: 74192, 74193, LS192, LS193 Signetics Counters '192 Presettable BCD Decade Up/Down Counter '193 Presettable 4-Bit Binary Up/Down Counter Product Specification Logic Products FEATURES TYPICAL f „ AX TYPICAL SUPPLY CURRENT 74192 32M H z 65m A 74LS 192 32M H z
|
OCR Scan
|
ls192ls19374192 pin configuration74ls192 pin configuration+8ttl 741927419274192 four bit binary counter74193 state diagram up counter74193 pin configuration74192 up/down decade (0-9) counter74193pin diagram of 74192
|
PDF
|
TTL 74192
Abstract: 74193 counter ttl 74193 pin diagram of 74192 74192 counter 74193 state diagram 74193 state diagram up counter 74193 74192 74193 A
Contextual Info: TTL/MSI 9360/54192, 74192 9366/54193, 74193 UP/DOWN DECADE AND BINARY COUNTERS DESCRIPTIO N - The T T L /M S I 9360/5 4 1 9 2 , 74192 is a synchronous Up/Down BCD Decade Cbunter, and the T T L /M S I 9366/5 4 1 9 3 , 74193 is a synchronous Up/Down 4-Bit Binary Counter. Both counters have separate up/down clocks, parallel load facility, terminal
|
OCR Scan
|
30mhz300mw16-lead400tt+10ttl 7419274193 counterttl 74193pin diagram of 7419274192 counter74193 state diagram74193 state diagram up counter741937419274193 a
|
PDF
|
ic 74192 pin configuration
Abstract: pin diagram of counter ic 74193 ic 74193 ic 74192 ic 74192 pin diagram 74192 ic TTL 74192 ttl 74193 74192 pin configuration IC 74LS192
Contextual Info: Sìgnetìcs 74192, 74193, LS192, LS193 Logic Products FEATURES • Synchronous reversible 4-bit binary counting • Asynchronous parallel load • Asynchronous reset clear • Expandable without external logic 1 Counters TYPE TYPICAL fMAX TYPICAL SUPPLY CURRENT
|
OCR Scan
|
ic 74192 pin configurationpin diagram of counter ic 74193ic 74193ic 74192+6ic 74192 pin diagram74192 icttl 74192ttl 7419374192 pin configurationic 74ls192
|
PDF
|
74192 internal diagram
Abstract: 74192FC 74LS192P 74LS192DC 74LS192 INTERNAL DIAGRAM 74192 counter
Contextual Info: 1 NATIONAL SEMICOND -CLOGIO DEE D | b S D U B S _ ~ T - 9 5 DDbBiei 5 | 3 -o 9 192 CO NN ECTIO N DIAGRAM PINO UT A 54/74192 54LS /74LS192 \ UP/DOWN DECADE COUNTER I P i[T 161Vcc o.QE H ] po Qo [T With Separate U p/D ow n Clocks
|
OCR Scan
|
/74ls192lsd112e54/74ls74192 internal diagram+574192fc74ls192p74ls192dc74ls192 internal diagram74192 counter
|
PDF
|
74193 pin configuration
Abstract: ic 74192 74LS192 PIN CONFIGURATION ic 74193 ic 74192 pin configuration IC 74LS192 pin configuration of 74193 74 LS 193 Logic DIAGRAM ttl 74193 74193 state diagram
Contextual Info: Signetics 74192, 74193, LS192, LS193 Logic Products FEATURES • Synchronous reversible 4-bit binary counting • Asynchronous parallel load • Asynchronous reset clear • Expandable without external logic DESC RIPTIO N The ' 192 and ’ 193 are 4-bit synchronous
|
OCR Scan
|
74193 pin configurationic 7419274ls192 pin configurationic 74193+6ic 74192 pin configurationic 74ls192pin configuration of 7419374 ls 193 logic diagramttl 7419374193 state diagram
|
PDF
|
ic 74192
Abstract: pin diagram of counter ic 74193 LM 74192 ic 74192 pin configuration ic 74193 74192 counter 74192 pin configuration 74193 pin configuration 74192 ic 74192
Contextual Info: 74192, 74193, LS192, LS193 Signetics Logic Products 1 Counters FEATURES TY PE • Synchronous reversible 4-bit binary counting • Asynchronous parallel load • Asynchronous reset clear • Expandable without external logic T Y P IC A L f „ AX T Y P IC A L SU PP LY C U R R E N T
|
OCR Scan
|
ls192ls19332mhz74ls192+1174ls193ic 74192pin diagram of counter ic 74193lm 74192ic 74192 pin configurationic 7419374192 counter74192 pin configuration74193 pin configuration74192 ic74192
|
PDF
|
74192
Abstract: 74193 NAFI 74LSI92 BCD counter 74LS193 74193 A 74192 counter
Contextual Info: — 152 — 74192 Presettable Synchronous Up/Down BC D Counter dual clock, with clear ' NPVTS *cc * OUTP UTS I NP UT S ^ ^ •tmwow c p 1 A A C L C A H K M IR O W C A f A A I Or On XX DAT* 0B Q. COUN I COUNT G ND o i \ i - v Y m W - £ T ' v - r r < j > U O > ? ( &9 i J A * )
|
OCR Scan
|
74lsi9274ls1937419274193+4nafibcd counter74193 a74192 counter
|
PDF
|
ic 74192 pin diagram
Abstract: LA 4289 74192 ic 74192 counter ic 74192 74ls192 74192PC
Contextual Info: 192 C O N N E C T IO N DIAGRAM PINOUT A 54/74192 6 / * ° ^ 54LS/74LS192 O l o ü U ^ UP/DOWN DECADE COUNTER With Separate Up/Down Clocks P i[ T Tèi vcc o ,H H J po Qod 33 MR [7 T5] t c d CPd CPuU D ESCRIPTIO N — T h e ’ 192 is an u p /d o w n B C D d e c a d e (8421) co u n ter. S e p a
|
OCR Scan
|
54ls/74ls19254/74lsic 74192 pin diagramla 4289+574192 ic74192 counteric 7419274ls19274192pc
|
PDF
|
ci 74192
Abstract: 74192 TTL 74192 pin diagram of 74192 74192 counter
Contextual Info: TTL IN T E G R A T E D C IR C U IT S U P / D O W N D E C A D E C O U N T ER 74192 276-1831 GENERAL DESCRIPTION T h * ’ 74 Mil; |ji' ,sct is <i T T L . to a n v up-down number c h r o n o u s m i r y o' lm;n dc< ad-: (I t h r o u g h counter <i. winch load
|
OCR Scan
|
ci 7419274192ttl 74192pin diagram of 74192+174192 counter
|
PDF
|
IC 74LS192
Abstract: ic 74193 74193 state diagram 74193 pin configuration ic 74192 pin configuration 74192 ic pin diagram of counter ic 74193 ic 74192 74192 of ic 74ls193
Contextual Info: 7 4 1 9 2 , 7 4 1 9 3 , LS192, LS193 Signelics Counters '192 Presettable BCD Decade Up/Down Counter '193 Presettable 4-Bit Binary Up/Down Counter Product Specification Logic Products FEATURES TYPE • Synchronous reversible 4-bit binary counting TYPICAL fMAx
|
OCR Scan
|
74ls19274ls193ls192ls193+1132mhzic 74ls192ic 7419374193 state diagram74193 pin configurationic 74192 pin configuration74192 icpin diagram of counter ic 74193ic 7419274192of ic 74ls193
|
PDF
|
TFK U 217 B
Abstract: ci 74192 ci 74193 ic 74192 pin configuration 74192 internal diagram ic 74193 ic 74192 TFK tl 7400 74193 pin configuration 74193 state diagram
Contextual Info: 9366• A m 54/ 74193o > A m 9 3 6 0 • A m 5 4 /7 4 1 9 2 A m ^ Decimal and Hexadecimal Up/Down Counters tin etlva C h a r a c t a r l» t lc * «parate up and down clocks synchronous parallel load 2 MHz typical count rate • 1 00 % r e lia b ility a s s u ra n c e te s tin g m c o m p lia n c e w ith
|
OCR Scan
|
am9360am54/74192am9366am54/7419a+11aro54/74193tfk u 217 bci 74192ci 74193ic 74192 pin configuration74192 internal diagramic 74193ic 74192tfk tl 740074193 pin configuration74193 state diagram
|
PDF
|
74LS160
Abstract: Synchronous 74163 74LS190 pins 74192 74LS193 74LS192 pins 74LS191 pins Fairchild 74190 D129 93S16
Contextual Info: FAIRCHILD DIGITAL TTL I Max Clock Rate MHz Typ Clock to Q Output Delay-ns (Typ) Power Dissipation mW (Typ) Logic/Connection Diagram Package(s) 1 Synchronous 93L16 16 Presettable S _r 23 26 85 D127 4L,7B,9B 2 \/ Synchronous 93S16 1/ 16 Presettable S _r 90
|
OCR Scan
|
93l1693s1654ls/74ls16054ls/74ls161+1554ls/74ls16254ls/74ls16354ls/74ls16854ls/74ls16954ls/74ls19254ls/74ls19374ls160synchronous 7416374ls190 pins7419274ls19374ls192 pins74ls191 pinsfairchild 74190d129
|
PDF
|
74LS190 pins
Abstract: 74LS192 PIN diagram 74LS183 TTL 74ls163 74LS192 pins Synchronous 74163 74LS161 74160 74LS162 74LS191 pins
Contextual Info: FAIRCHILD LOGIC/CONNECTION DIAGRAMS D IG IT A L-T T L D121 54/7490A, 54LS/74LS90 D122 54/7492, 74LS92 D123 S4/74293, 54LS/74LS293 6 7 141 Vcc = Pin 5 GND = Pin 10 N C = Pin 4,13 - Vcc = Pin 5 GND = Pin 10 N C = 2, 3, 4, 13 D124 S4/7493A, 54LS/74LS93 D125 54/74176, 54/74177,
|
OCR Scan
|
54/7490a54ls/74ls9074ls92s4/74293+1654ls/74ls293s4/7493a54ls/74ls9393l1093s1093l1674ls190 pins74ls192 pin diagram74ls183ttl 74ls16374ls192 pinssynchronous 7416374ls1617416074ls16274ls191 pins
|
PDF
|
74193
Abstract: 74192 74LS193 74193 counter 74193 A 74193-74LS193 S 401 DF S 31 74192 counter 74LSI92
Contextual Info: - - 153 74193 — Presettable Synchronous U p /D o w n Binary Counter dual clock, w ith clear INPUTS ’'CC ' data^ u A K LOAD M T t A C inw W C A W K 'r c DATA' p CKAft aonnowCAnftv DATA o 4 h 'y ut ua - y Os 04 c o u n t COt/M* Ymm&T v ry ^ 's y 9 uc mq
|
OCR Scan
|
74lsi9274ls1937419374192+574193 counter74193 a74193-74ls193s 401 df s 3174192 counter
|
PDF
|
|
|
Truth Table 74192
Abstract: Truth Table 74193 74193 truth table TC40193BP TC40192
Contextual Info: TC40192BP,TC40193BP i;æ§NDaTNAoLLaFcGRATEDCRCUT TC40192BP PRE SETTABLE BCD UP/DOWN COUNTER Dual Clock with Reset TC40193BP PRE SETTABLE BINARY UP/DOWN COUNTER (Dual Clock with Reset) TC40192BP/TC40193BP is synchronous 4-bit up/down counter. The RESET input is active at "H" level, and the
|
OCR Scan
|
tc40192bptc40193bptc40192bp/tc40193bpc40193bp+4truth table 74192truth table 7419374193 truth tabletc40192
|
PDF
|
CI 7473
Abstract: counter with 7473 7490 Decade Counter 7476 up down counter 7476 counter ci 74192 decade counter 7492 74122 Retriggerable Monostable Multivibrator ci 7476 7490 counter
Contextual Info: BIPOLAR DIGITAL ICs continued :lip-flops T 7472/5472 T 7473/5473 T 7474/5474 T 7476/5476 T 74107/54107 T 74121/54121 T 74122/54122 T 74123/54123 Jther functions T 7441 A/5441 A T 7442/5442 T 7443/5443 T 7444/5444 T 7475/5475 T 7481/5481 T 7483/5483 T 7484/5484
|
OCR Scan
|
16-bitdivide-by-12ci 7473counter with 7473+87490 decade counter7476 up down counter7476 counterci 74192decade counter 749274122 retriggerable monostable multivibratorci 74767490 counter
|
PDF
|
TC40193BP
Contextual Info: C2MOS DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC TC40192BP,TC40193BP TC40192BP PRESETTABLE BCD UP/DOWN COUNTER Dual Clock with Reset TC40193BP PRESETTABLE BINARY UP/DOWN COUNTER (Dual Clock with Reset) TC40192BP/TC40193BP synchronous 4-bit up/down counter.
|
OCR Scan
|
tc40192bptc40193bptc40192bp/tc40193bp |
PDF
|
STR W 5453 A
Abstract: STR 5453 STR W 5453 STR W 5453 C Truth Table 74190 Truth Table 74192 74193 truth table truth table 7454 str w c 5453 Truth Table 74193
Contextual Info: TTL/MSI 9393/5493, 7493 4 -B IT BINARY COUNTER D E S C R IP T IO N -T h e T T L /M S I 9393/5 4 9 3 , 7493 is a 4-Bit Binary Counter consisting of four master/ slave flip-flops which are internally interconnected to provide a divide-by-two counter and a divide-by-eight counter. A gated direct reset line is provided which inhibits the count inputs and
|
OCR Scan
|
74h00str w 5453 astr 5453str w 5453+7str w 5453 ctruth table 74190truth table 7419274193 truth tabletruth table 7454str w c 5453truth table 74193
|
PDF
|
Truth Table 74192
Abstract: Truth Table 74193 TC40192 TC40192BP 74193 truth table TC40193BP
Contextual Info: C2MOS DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC TC40192BP PRESETTABLE BCD UP/DOWN COUNTER Dual'Clock with Reset TC40193BP PRESETTABLE BINARY UP/DOWN COUNTER (Dual Clock with Reset) TC40192BP/TC40193BP is a synchronous 4-bit up/down counter. The RESET input is active at "H" level, and the
|
OCR Scan
|
tc40192bptc40193bptc40192bp/tc40193bpc40193bp-------------------------waveform+4truth table 74192truth table 74193tc4019274193 truth table
|
PDF
|
sn 7492 ttl
Abstract: 74293 pin diagram TTL 7493A TTL 74293 7493A 74162 74LS93 74293 74LS183 74LS90
Contextual Info: FAIRCHILD LOGIC/CONNECTION DIAGRAMS DIGITAL-TTL D121 54/7490A, 54LS/74LS90 D122 54/7492, 74LS92 D123 S4/74293, 54LS/74LS293 6 7 141 Vcc = Pin 5 GND = Pin 10 NC = Pin 4,13 - Vcc = Pin 5 GND = Pin 10 NC = 2, 3, 4, 13 D124 S4/7493A, 54LS/74LS93 D125 54/74176, 54/74177,
|
OCR Scan
|
54/7490a54ls/74ls9074ls92s4/74293+1654ls/74ls293s4/7493a54ls/74ls9393l1093s1093l16sn 7492 ttl74293 pin diagramttl 7493attl 742937493a7416274ls937429374ls18374ls90
|
PDF
|
74162
Abstract: D129 74LS191 74192 pin diagram of 74163 74160 pin 74190 74LS162 74LS190 pins presettable digital clock
Contextual Info: FAIRCHILD LOGIC/CONNECTION DIAGRAMS DIG ITAL-TTL D82 54LS/74LS78 D81 54LS/74LS541 V cc |S5| RSj FSI F7| F»l FS1 j b j j j F5I Fä| FI j j j SD SD J Q J C CP Q — e Q 5— 9 CP K >— 12 Q K CD CD LlI lil LiJ Lil LiTIU LzJ LlI üü bsJ QNO 9 3 4 5 D85 54LS/74LS373
|
OCR Scan
|
54ls/74ls54154ls/74ls7854ls/74ls16854ls/74ls169+1554ls/74ls49054ls/74ls37354ls/74ls37454ls/74ls25654ls/74ls16374162d12974ls19174192pin diagram of 7416374160 pin7419074ls16274ls190 pinspresettable digital clock
|
PDF
|
7483 4 bit binary full adder
Abstract: 74151 demultiplexer 74153 full adder 74198 shift register 7483 4 bit binary adder 7483 8 bit binary adder 74155 demultiplexer 74150 multiplexer bcd adder with 74283 4 bit 7483 binary adder
Contextual Info: Digital Circuits 54/74 MSI Series Type Description Prop Delay ns or Max. Op. Freq. (MHz) Available Packages P w r1 Diss (mW) 14 Pin DC CJ 16 Pin CL 54/7442 BCD-to-Decimal Decoder 22 140 X 54/7443 Excess 3-to-Decimal Decoder 22 X X 54/7444 Excess 3 Gray-to-Decimal Decoder
|
OCR Scan
|
16-to-1types--557483 4 bit binary full adder74151 demultiplexer+874153 full adder74198 shift register7483 4 bit binary adder7483 8 bit binary adder74155 demultiplexer74150 multiplexerbcd adder with 742834 bit 7483 binary adder
|
PDF
|
Truth Table 74192
Abstract: pin diagram of counter ic 74193 74193 truth table ic 74192 74192 ic Truth Table 74193 of IC 74193 TC40192BPJC40193BP IC TTL 74193 TC40192BP/TC40193BP
Contextual Info: TC40192BPJC40193BP C2M 0 S DIGITAL INTEGRATED CIRCUIT SILICO N MONOLITHIC TC40192BP PRESETTABLE BCD UP/DOWN COUNTER Dual Clock with Reset TC40193BP PRESETTABLE BINARY UP/DOWN COUNTER (Dual Clock with Reset) T C 4 0 1 9 2 B P / T C40193BP i synchronous 4-bit up/down
|
OCR Scan
|
tc40192bpjc40193bptc40192bptc40193bpc40193bp+9truth table 74192pin diagram of counter ic 7419374193 truth tableic 7419274192 ictruth table 74193of ic 74193ic ttl 74193tc40192bp/tc40193bp
|
PDF
|
74LS190 PIN diagram
Abstract: presettable digital clock ttl 74191 Fairchild 74190 74LS191 74155 D130 74192 74ls192 pin diagram of 74163
Contextual Info: FAIRCHILD LOGIC/CONNECTION DIAGRAMS DIGITAL -TTL D130 54/74190, 74LS190 54/74191, 74LS191 D132 54/74155, 54LS/74LS155 54/74156, 54LS/74LS156 D131 9321, 93L21, 54/74S139, 54LS/74LS139 15 14 13 TTTT 12 11 10 9 Vcc = Pin 16 GND = Pin 8 Vcc = Pin 16 GND = Pin 8
|
OCR Scan
|
74ls19074ls19193l2154/74s139+1554ls/74ls13954ls/74ls15554ls/74ls15693l0193l3454ls/74ls25974ls190 pin diagrampresettable digital clockttl 74191fairchild 7419074155d1307419274ls192pin diagram of 74163
|
PDF
|
