4B2S771 Search Results
4B2S771 Datasheets Context Search
| Catalog Datasheet | Type | Document Tags | |
|---|---|---|---|
|
Contextual Info: 4B2S771 □ D2 b 3 ö i 4 T 7D CMOS PARALLEL FIFO 64 x 4-BIT AND 64 x 5-BIT Output Enable OE pin. The FIFOs accept 4-bit or 5-bit data at the data input (Do-D3,4 ). The stored data stack up on a firstin/first-out basis. A Shift Out (SO) signal causes the data at the next to last |
OCR Scan |
4b2s7711o-s36-mt0ms-013d02b3 | |
|
Contextual Info: FAST CMOS 16-BIT BUS IDT54/74FCT16652T/AT/CT/ET IDT54/74FCT162652T/AT/CT/ET TRANSCEIVER/ REGISTERS In te g ra te d D ev ice T e c h n o lo g y , Inc. FEATURES: vices are organized as two independent 8-bit bus transceivers with 3-state D-type registers. For example, the xOEAB and |
OCR Scan |
16-bitidt54/74fct16652t/at/ct/etidt54/74fct162652t/at/ct/et162652t/at/ct/et+4 | |
74S381
Abstract: TTL 74S381 ALU 77 AB IDT7381
|
OCR Scan |
16-bit1dt7381idt7383idt7381+7 | |
IDT79R3000A
Abstract: 79R3000AE IDT79R3000 dwr2 D01113
|
OCR Scan |
gd1112gidt79r3000aidt79r3000aeidt79r2000+6 | |
|
Contextual Info: PRELIMINARY IDT70V06S/L HIGH-SPEED 3.3V 16Kx 8 DUAL-PORT STATIC RAM Integrated Device Technology, Inc. FEATURES: • True Dual-Ported memory cells which allow simulta neous reads of the same memory location • High-speed access — Commercial:25/35/55ns max. |
OCR Scan |
idt70v06s/l25/35/55nsidt70v06s350mw+3 | |
|
Contextual Info: böE D • 4ÔE5771 DD1430E 052 I ID T INTEGRATED DEVICE PRELIMINARY IDT70V06S/L HIGH-SPEED 3.3V 16Kx 8 DUAL-PORT STATIC RAM Integrated Device Technology» Inc. FEATURES: • True D ual-P orted m em ory cells which allow sim ulta • • O n -ch ip port arbitration logic |
OCR Scan |
e5771dd1430eidt70v06s/lidt70v06 | |
t520c
Abstract: T29FC
|
OCR Scan |
idt29fct520aidt29fct520bidt29fct520c4a25771+6 | |
sri01
Abstract: SRA-11 idt77201 dg2h
|
OCR Scan |
idt7720166mhz002bfcsri01+2 | |
0B2MContextual Info: INTEGRATED DEVICE ^flE j _ 4025771 0014115 101 M I D T I PRELIMINARY IDT70261S/L HIGH-SPEED 16Kx 16 DUAL-PORT STATIC RAM Integrated Device Technology, Inc • FEATURES: • • • • • True Dual-Ported m em ory cells w hich allow sim ulta neous reads of the sam e m em ory location |
OCR Scan |
4fl2s771idt70261s/l25/35/45/55nsidt70261s+6 | |
|
Contextual Info: UtopiaFlFO 4-Port 128 x 9 x 4 Multiplexer-FIFO ADVANCE INFORMATION IDT77305 Integrated Device Technology, Inc. FEATURES: • • • • Four Independent Input 128 x9 FIFO Queues Nine bit wide input FIFOs Single selectable 9 or 18 bit output bus "UtopiaRx" or "UtopiaTx" Utopia compliant interface |
OCR Scan |
idt7730516-bit155mbs622mbs+2 | |
|
Contextual Info: INTEGRATED DEVICE 3flE D Q *4025771 QOOSGSa 2 S I D T r- HS-17 16-BIT CMOS ERROR DETECTION AND CORRECTION UNIT FEATURES IDT39C60 IDT39C60-1 IDT39C60A IDT39C60B • Standard Military Drawing #5962-88613 available for this function • Low-power CEMOS — Military: 100mA max. |
OCR Scan |
hs-1716-bitidt39c60idt39c60-1+3 | |
IDT72245LBContextual Info: CMOS SyncFIFO 256 X 18, 512 X 18,1024 x 18, 2048 x 18 and 4096 x 18 ID T72205LB IDT72215LB ID T72225LB ID T72235LB ID T72245LB Integrated Device Technology, Inc. FEATURES: • • • • • • • • • • • • • 256 x 18-bit organization array 72205LB |
OCR Scan |
t72205lbidt72215lbt72225lbt72235lb+5 | |
|
Contextual Info: IDT79R3041 IDT79RV3041 IDT79R3041 INTEGRATED RISController FOR LOW-COST SYSTEMS Double-frequency clock input 16.67MHz, 20MHz, 25MHz and 33MHz operation 20MIPS at 25MHz Low cost 84-pin PLCC packaging On-chip 4-deep write buffer eliminates memory write stalls |
OCR Scan |
idt79r3041idt79rv304167mhz20mhz+4 | |
AMD2960
Abstract: 2595D IDT39C60B IDT39C60 AM01B IDT39C60A
|
OCR Scan |
idt39c60idt39c60-1idt39c60aidt39c60b+6 | |
|
|
|||
S-6160Contextual Info: INTEGRATE» DEVICE 14E D • 4025771 00037^7 5 ■ P¿.f PRELIMINARY IDT 7252 IDT 72520 1Kx 18-BIT- 2 K x 9-BIT CMOS BiFIFO T 'H f i - 3 5 system performance o f the peripheral Interface b y eliminating mismatched bus widths. Ttie BiFIFO can handle data transfer be |
OCR Scan |
18-bit-18-bit16-bit32-bit+7 | |
SC 1044
Abstract: utaa
|
OCR Scan |
2s771dg14117idt7006s/l35/45/55/70ns+8 | |
|
Contextual Info: ISS'x FAST CMOS 20-BIT TRANSPARENT LATCHES IDT54/74FCT16841AT/BT/CT/ET IDT54/74FCT162841 AT/BT/CT/ET Integrated Device Technology, Inc. DESCRIPTION: FEA TU R E S: • Common features: - 0.5 MICRON CMOS Technology - High-speed, low-power CMOS replacement for |
OCR Scan |
20-bitidt54/74fct16841at/bt/ct/etidt54/74fct162841idt54/74fct16841+5 | |
ce 2826Contextual Info: INTEGRATED 47E D DE VIC E Integrated Device Technology, Inc. • MÔ2S771 G0102S4 SUBSYSTEMS “FLEXI-PAK ” FAMILY 32K x 16/32K x 16 CMOS SRAM/EEPROM MODULE T ■ IDT PRELIMINARY IDT7M7005 FEATURES: DESCRIPTION: • T h e ID T 7 M 70 05 is a high-speed, high-density C M O S |
OCR Scan |
2s771g0102s416/32kidt7m7005+2 | |
29B6Contextual Info: ^EGRATED DEVI CE 5ÖE D 4Ô 257 71 QQ 11 5Û 7 CMOS STATIC RAM 64K 64K x 1-BIT TT? IDT7187S IDT7187L FEATURES: DESCRIPTION: • High speed (equal access and cycle tim e) — M ilitary: 20/25/3 5/45 /55/70/8 5ns (m ax.) — C om m ercia l: 15/20/25/35ns (m ax.) |
OCR Scan |
2s771idt7187sidt7187l20/25/35/45/55/70/85ns+5 | |
|
Contextual Info: CMOS SyncFIFO 512x36, 1024x36, 2048 x 36 IDT723631 IDT723641 IDT723651 Integrated Device Technology, Inc. Advance information for the IDT723631 Final information for the IDT723641 Advance information for the IDT723651 • Output-Ready OR and Alm ost-Em pty (AE) flags syn |
OCR Scan |
512x361024x36idt723631idt723641+3 | |
|
Contextual Info: DESCRIPTION: The IDT72V01/72V02/72V03/72V04 are dual-port FIFO memories that operate at a power supply voltage Vcc between 3.0V and 3.6V. Their architecture, functional opera tion and pin assig nments are identical to those of the IDT7201 / •§ IDT 7DR |
OCR Scan |
72v0172v0272v0372v04+4 | |
|
Contextual Info: Integrated Device Technology, Inc. IDT49FCT805BT/CT IDT49FCT806BT/CT FAST CMOS BUFFER/CLOCK DRIVER FEATURES: Military product compliant to MIL-STD-883, Class B 0.5 MICRON CMOS Technology Guaranteed low skew < 500ps max. Very low duty cycle distortion < 600ps (max.) |
OCR Scan |
idt49fct805bt/ctidt49fct806bt/ctmil-std-883500ps+3 | |