Part Number
    Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    33X8K Search Results

    33X8K Datasheets Context Search

    Catalog Datasheet Type Document Tags PDF

    SuperSPARC

    Abstract: Mbus master 250 slave circuit tmx390 STP1091-60
    Contextual Info: S un M icroelectronics July 1997 Multi-Cache Controller DATA SHEET Integrated Cache Controller for SuperSPARC D e s c r ip t io n The STP1091 is a high-performance external cache controller for the STP1020 SuperSPARC and STP1021 (SuperSPARC-II) microprocessors. It is used when a large secondary cache or an interface to a non-MBus sys­


    OCR Scan
    stp1091stp1020stp102133x8k+7stp1091pga-75stp1091pga-90stp1020hssupersparcmbus master 250 slave circuittmx390stp1091-60 PDF

    Contextual Info: STP1091 S un M ic r o e l e c t r o n ic s J u ly 1997 Multi-Cache Controller DATA SHEET Integrated Cache Controller for SuperSPARC D e s c r ip t io n The STP1091 is a high-perform ance external cache controller for the STP1020 SuperSPARC and STP1021


    OCR Scan
    stp1091stp1020stp102133x8k+21091pgstp1020h PDF

    Contextual Info: Prelimina: SIARCTechnology STP1090A Business January Multi-Cache Controller ,TM DATA. SE ET Integrated Cache Controller for SuperSPARC D e s c r ip t io n The STP1090A is a high-perform ance external cache controller for the STP1020A SuperSPARC and STP1021 (SuperSPARC-II) microprocessors. It is used w hen a large secondary cache or an interface


    OCR Scan
    stp1090astp1020astp102133x8k+1stp1020h PDF

    TMx390

    Abstract: SuperSPARC STP1020 STP1021A MAD19 STP1091 ADDR02 Mbus master 250 slave circuit stp1090 imad-26
    Contextual Info: STP1091.frm Page 97 Monday, August 25, 1997 3:08 PM STP1091 July 1997 Multi-Cache Controller DATA SHEET Integrated Cache Controller for SuperSPARC DESCRIPTION The STP1091 is a high-performance external cache controller for the STP1020 SuperSPARC and STP1021 (SuperSPARC-II) microprocessors. It is used when a large secondary cache or an interface to a non-MBus system is required.


    Original
    stp1091stp1020stp102133x8k+8tmx390supersparcstp1021amad19addr02mbus master 250 slave circuitstp1090imad-26 PDF

    tmx390

    Abstract: supersparc PM 438 BL capacitor 471 aj7 tmx390x55 tpvc01
    Contextual Info: STP1091.frm Page 97 Monday, August 25, 1997 3:08 PM S un M ic r o e l e c t r o n ic s July 1997 Multi-Cache Controller DATA SHEET Integrated Cache Controller for SuperSPARC D e s c r ip t io n The STP1091 is a high-performance external cache controller for the STP1020 SuperSPARC and STP1021 (Super­


    OCR Scan
    stp1091stp1020stp102133x8k+8stp1091pga-75stp1091pga-90tmx390supersparcpm 438 blcapacitor 471 aj7tmx390x55tpvc01 PDF

    TRANSISTOR R 40 AH-16

    Abstract: TEA 1091 TRANSISTOR AH-16 sparc v8 AD04M l xd 402 mf xd 402 mf STP1091-60
    Contextual Info: Prelim inary SPARC Technology Business DATA SHEET D STP1091 _ February 1995 M u lti- C a c h e C ontroller Integrated Cache Controller for SuperSPARC escription The STP1091 is a high-performance external cache controller for the STP1020 SuperSPARC and STP1021


    OCR Scan
    stp1091stp1020stp102133x8k+8transistor r 40 ah-16tea 1091transistor ah-16sparc v8ad04ml xd 402 mfxd 402 mfstp1091-60 PDF