33282 Search Results

Contextual Info: | | | Search Products Documentation Resources My Account Home > Products > By Type > Telecommunications Outside Plant Customer Support > Product Feature Selector > Product Details 332823 Product Details Air Pressure Fittings AMP Quick Links - FIT Not reviewed for RoHS Compliance

Contextual Info: | | | Search Products Documentation Resources My Account Home > Products > By Type > Telecommunications Outside Plant Customer Support > Product Feature Selector > Product Details 332824 Product Details Air Pressure Fittings AMP Quick Links - FIT Not reviewed for RoHS Compliance

PAL26V16

Abstract: teradyne lasar
Contextual Info: FINAL COM’L: -15/20 IND: -18/24 Z I Advanced Micro Devices M A C H 1 3 0 - 1 5 /2 0 High-Density EE CMOS Programmable Logic DISTINCTIVE CHARACTERISTICS • 84 Pins ■ 64 Outputs ■ 64 Macrocells ■ 64 Flip-flops; 4 clock choices ■ 15 ns tpD Commercial

Contextual Info: FINAL COM’L: -7.5/10/12/15/20 a Advanced Micro Devices M A C H 1 3 1 -7 / 1 0 / 1 2 / 1 5 /2 0 High-Density EE CMOS Programmable Logic DISTINCTIVE CHARACTERISTICS • ■ ■ ■ ■ Programmable power-down mode 64 Outputs 64 Flip-flops; 4 clock choices

Behavioral verilog model

Abstract: "li shin" ac adapter
Contextual Info: MACH 5A Family BEYOND PERFORMANCE Fifth G eneration MACH A rchitecture UNIQUE FEATURES ♦ High Densities and l/Os — 6 Macrocell options 128 to 512 — 6 I/O options (74 to 256) — 1 6 - 6 4 o u tp u t enables — Up to 5 I/O options per macrocell — Up to 6 density & I/O options fo r each package

Contextual Info: MP, i 0 PRELIMINARY IND: -25 a PALLV22V1OZ-25 Advanced Micro Devices Low-Voltage, Zero-Power 24-Pin EE CMOS Versatile PAL Device DISTINCTIVE CHARACTERISTICS • Low-voltage operation, 3.3 V JEDEC compatible ■ Zero-power CMOS technology — 15 jiA standby current

Contextual Info: COM’L: -25 IND: -25 a P A L C E 1 6 V 8 Z -2 5 Zero-Power 20-Pin EE CMOS Universal Programmable Array Logic_ DISTINCTIVE CHARACTERISTICS Advanced Micro Devices • Outputs programmable as registered or combinatorial in any combination ■ Programmable output polarity

Contextual Info: FINAL a COM’L: -12 Advanced Micro Devices M A C H L V 2 1 0 - 1 2 High Density EE CMOS Programmable Logic DISTINCTIVE CHARACTERISTICS • Low-voltage operation, 3.3-V JEDEC compatible — V c c = +3.0 V to +3.6 V ■ 58 MHz fMAxexternal Commercial ■ 38 Inputs with advanced pull-up/pull-down

Contextual Info: FINAL COM’L: Q-10 c\ Advanced Micro Devices PALCE22V10Q-10 24-Pin EE CMOS Versatile PAL Device DISTINCTIVE CHARACTERISTICS • 10 ns propagation delay ■ 83 MHz fMAX external ■ Low-power EE CMOS ■ 10 macrocells programmable as registered or combinatorial, and active high or active low to

MACH5-128/68-7/10/12/15

Contextual Info: COM’L: -7/10/12/15 PRELIMINARY AMD£I IND: -10/12/15/20 The MACH5-128 MACH5-128/68-7/10/12/15/20 MACH5-128/104-7/10/12/15/20 MACH5-128/120-7/10/12/15/20 Fifth Generation MACH Architecture DISTINCTIVE CHARACTERISTICS • Fifth generation MACH architecture

mach 3 family amd

Abstract: circuit diagram of QS 8005 PAL26V16 D750 MACH110 MACH210 MACH215 PAL22V10 mach 1 family amd NS4N
Contextual Info: FINAL COM’L: -7.5/10/12/15/20 IND: -10/12/14/18/24 M A C H 2 1 1 -7 / 1 0 / 1 2 / 1 5 /2 0 High-Density EE CMOS Programmable Logic Z I Advanced Micro Devices DISTINCTIVE CHARACTERISTICS • 44 Pins ■ 64 Macrocells ■ Programmable power-down mode ■ 32 Outputs

Contextual Info: FINAL M A COM'L:-12/15 C H IN D :-18 1 2 0 - 1 2 /1 5 High-Performance EE CMOS Programmable Logic V AN A N A M D T I S C O M P A N Y DISTINCTIVE CHARACTERISTICS ♦ ♦ ♦ ♦ ♦ ♦ ♦ ♦ ♦ ♦ 68 Pins in PLCC 48 Macrocells 12 ns tpoCommercial, 18 ns tP0 Industrial

1D1010

Abstract: 1D10101
Contextual Info: FINAL COM’L: -10/12/15/20 IND: -14/18/24 Z I Advanced Micro Devices M A C H 2 2 0 - 1 0 / 1 2 / 1 5 /2 0 High-Density EE CMOS Programmable Logic DISTINCTIVE CHARACTERISTICS • 68 Pins ■ 48 Outputs ■ 96 Macrocells ■ 96 Flip-flops; 4 clock choices ■ 10 ns tpD

Contextual Info: FINAL COM’L: -7/10/12/15 IND: -10/12/14/18 VANTI S B E Y O N D P E R FO R M A N C E M A C H 2 2 1 -7 /1 0 /1 2 /1 5 High-Performance EE CMOS Programmable Logic DISTINCTIVE CHARACTERISTICS ♦ ♦ ♦ ♦ ♦ ♦ ♦ ♦ ♦ ♦ ♦ 68 Pins in PLCC 96 Macrocells

MACH4 cpld amd

Abstract: mach 1 family amd HP3070
Contextual Info: MACH 4 FAMILY 1 MACH 4 Family High Performance EE CMOS Programmable Logic With Maximum Ease Of Use DISTINCTIVE CHARACTERISTICS ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ MACH 4 Family ◆ High-performance, EE CMOS CPLD family SpeedLocking for guaranteed fixed timing -7/10/12/15 ns tPD

marking 3B3

Abstract: 32V16 mach 1 family amd 3A10 MC5C1 MACH5 cpld amd
Contextual Info: PRELIMINARY COM’L: -7/10/12/15 IND: -10/12/15/20 The MACH5-256 MACH5-256/68-7/10/12/15/20 MACH5-256/104-7/10/12/15/20 MACH5-256/120-7/10/12/15/20 MACH5-256/160-7/10/12/15/20 Fifth Generation MACH Architecture DISTINCTIVE CHARACTERISTICS • Fifth generation MACH architecture

Contextual Info: 1 MACH 5 FAMILY MACH 5 Family Fifth Generation MACH Architecture DISTINCTIVE CHARACTERISTICS ◆ ◆ ◆ ◆ ◆ ◆ ◆ Publication# 20446 Amendment/0 Rev: D Issue Date: August 1997 MACH 5 Family ◆ Fifth generation MACH architecture — 100% routable

HP3070

Abstract: PALCE22V10
Contextual Info: 1 FINAL MACH 1 & 2 FAMILIES COM’L: -5/7/10/12/15 IND: -7/10/12/14/18 High-Performance EE CMOS Programmable Logic DISTINCTIVE CHARACTERISTICS ◆ 44 Pins in PLCC and TQFP ◆ 32 Macrocells ◆ 5 ns tPD Commercial, 7.5 ns tPD Industrial ◆ 182 MHz fCNT ◆ 32 I/Os; 4 dedicated inputs/clocks; 2 dedicated inputs

MACH111SP

Abstract: MACH465 MACH4-256 mach4256
Contextual Info: MACH 4 FAMILY 1 FINAL COM’L: -10/12/15 IND:-12/14/18 MACH4-256/MACH4LV-256 High-Performance EE CMOS Programmable Logic DISTINCTIVE CHARACTERISTICS ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ 208 pins in PQFP 256 macrocells 10 ns tPD Commercial, 12 ns tPD Industrial

MC189

Abstract: 9300 4b10 2D15 marking 1A15 HP 3D6 1b61a0 MACH5-320 ae 4b15
Contextual Info: MACH 5 FAMILY 1 FINAL COM’L:-7/10/12/15 IND:-10/12/15/20 MACH5-320/MACH5LV-320 MACH5-320/120-7/10/12/15 MACH5-320/192-7/10/12/15 MACH5LV-320/184-7/10/12/15 MACH5-320/160-7/10/12/15 MACH5LV-320/120-7/10/12/15 MACH5LV-320/192-7/10/12/15 MACH5-320/184-7/10/12/15

4D-13

Abstract: HP 3D6 making 5A6 3d13 3D-14 5B7 Marking i 384
Contextual Info: MACH 5 FAMILY X FINAL COM’L:-7/10/12/15 IND:-10/12/15/20 MACH5-384/MACH5LV-384 MACH5-384/120-7/10/12/15 MACH5-384/192-7/10/12/15 MACH5LV-384/184-7/10/12/15 MACH5-384/160-7/10/12/15 MACH5LV-384/120-7/10/12/15 MACH5LV-384/192-7/10/12/15 MACH5-384/184-7/10/12/15

HP3070

Abstract: 1b13 107-2-A-12 MACH5 cpld amd
Contextual Info: MACH 5 FAMILY 1 FINAL COM’L: -7/10/12/15 IND:-10/12/15/20 MACH5-192 MACH5-192/68-7/10/12/15 MACH5-192/104-7/10/12/15 MACH5-192/120-7/10/12/15 MACH5-192/160-7/10/12/15 Fifth Generation MACH Architecture DISTINCTIVE CHARACTERISTICS ◆ Fifth generation MACH architecture

tms 3755

Abstract: MACH110 MACH111SP MACH211SP MACHpro cpld manual
Contextual Info: MACH 1 & 2 FAMILIES 1 MACH 1 & 2 Families MACH 1 and 2 Families High-Performance, Low Cost EE CMOS Programmable Logic DISTINCTIVE CHARACTERISTICS ◆ High-performance, low-cost, electrically-erasable CMOS PLD families ◆ 32 to 128 macrocells 1250 to 5000 PLD gates

88993

Contextual Info: CAD-Or i ÄNDERUNGEN g i nal Zeichnung n ic ht öndenn NISCHEN BEHALTEN D IE DEM TECH­ E O R T S C H R I TT WIR UNS D IEN EN , Ze ichnung geschützt durch c Copyright 1987 AMR DE UTS CHL AND GmbH VOR A!_!_e Rechte V or be h a l t e n Inde X Ander ung PN