AT91SAM3U4
Abstract: at91sam3 1N1308 MAR 735 REGULATOR IC 7912 pin identify AT91SAM3U4E SAM3u1 AT91SAM3U 3961 G.E 0x20180
Contextual Info: Features • Core • • • • • • – ARM Cortex®-M3 revision 2.0 running at up to 96 MHz – Memory Protection Unit MPU – Thumb®-2 instruction set Memories – From 64 to 256 Kbytes embedded Flash, 128-bit wide access, memory accelerator,
|
Original
|
128-bit6430f21-feb-12at91sam3u4+9at91sam31n1308mar 735regulator ic 7912 pin identifyat91sam3u4esam3u1at91sam3u3961 g.e0x20180
|
PDF
|
0x1000000
Abstract: RF cmos LNA ATSAM3S8CA-AU CI 4046 RS232 Wireless Bluetooth Transceiver 0x4143 ATSAM3S l 7135 SD812 DSAASSA000857.
Contextual Info: Features • Core • • • • • • • – ARM Cortex®-M3 revision 2.0 running at up to 64 MHz – Memory Protection Unit MPU – Thumb®-2 instruction set Pin-to-pin compatible with AT91SAM7S legacy products (64-pin versions), SAM3S4/2/1 products
|
Original
|
at91sam7s64-pin128-bit1090a+1110-feb-120x1000000rf cmos lnaatsam3s8ca-auci 4046rs232 wireless bluetooth transceiver0x4143atsam3sl 7135sd812dsaassa000857
|
PDF
|
|
Contextual Info: Features • Core • • • • • • • – ARM Cortex®-M3 revision 2.0 running at up to 64 MHz – Memory Protection Unit MPU – Thumb®-2 instruction set Pin-to-pin compatible with AT91SAM7S legacy products (64-pin versions), SAM3S4/2/1 products
|
Original
|
at91sam7s64-pin128-bit11090bs+122-oct-13
|
PDF
|
SPARTAN-3e microblaze
Abstract: DS452 vhdl code for bram lmb bus timing
Contextual Info: LMB BRAM Interface Controller v2.10b DS452 April 24, 2009 Product Specification Introduction LogiCORE Facts This document provides the design specification for the Local Memory Bus (LMB) Block RAM (BRAM) Interface Controller. The LMB BRAM Interface Controller connects to an
|
Original
|
ds452spartan-3e microblazevhdl code for bramlmb bus timing |
PDF
|
netxtreme programmer
Abstract: BCM5701 PG105R S6D0 netxtreme 57xx gigabit controller BCM5704 BCM5715 broadcom BCM5715C BCM5788/M mac 7a8 transistor
Contextual Info: Programmer’s Guide BCM57XX Host Programmer Interface Specification for the NetXtreme Family of Highly Integrated Media Access Controllers 57XX-PG105-R 5300 California Avenue • Irvine, CA 92617 • Phone: 949-926-5000 • Fax: 949-926-5203 01/29/08 BCM57XX
|
Original
|
bcm57xx57xx-pg105-r57xx-pg104-rpg105+10netxtreme programmerbcm5701pg105rs6d0netxtreme 57xx gigabit controllerbcm5704bcm5715broadcom bcm5715cbcm5788/mmac 7a8 transistor
|
PDF
|
ATMEL 910
Abstract: atmel910 SMC911 hsb 772 p interface bluetooth with AVR ptz decoder AC97 AT32AP7000 AVR32 rf mems switch
Contextual Info: Features • High Performance, Low Power AVR 32 32-Bit Microcontroller • • • • • • • • • • • • • • • • • • • – 210 DMIPS throughput at 150 MHz – 16 KB instruction cache and 16 KB data caches – Memory Management Unit enabling use of operating systems
|
Original
|
32-bit32kbytes32003havr32+9atmel 910atmel910smc911hsb 772 pinterface bluetooth with avrptz decoderac97at32ap7000rf mems switch
|
PDF
|
Atmel sam3x smc sram
Contextual Info: Features • Core • • • • • • • – ARM Cortex®-M4 with a 2 Kbytes cache running at up to 120 MHz – Memory Protection Unit MPU – DSP Instruction Set – Thumb®-2 instruction set Pin-to-pin compatible with SAM3N, SAM3S products (64- and 100- pin versions) and
|
Original
|
64-pin11100b31-jul-12atmel sam3x smc sram |
PDF
|
SMD phase shifter 0201
Abstract: ts201S ADSP-TS201SABP-050 ADSP-TS201SABP-060 l3bc
Contextual Info: TigerSHARC Embedded Processor ADSP-TS201S • a KEY FEATURES KEY BENEFITS Up to 600 MHz, 1.67 ns instruction cycle rate 24M bits of internal—on-chip—DRAM memory 25 mm x 25 mm 576-ball thermally enhanced ball grid array package Dual-computation blocks—each containing an ALU, a
|
Original
|
576-ball14-channel32-bit40-bit+764-bitbp-576smd phase shifter 0201ts201sadsp-ts201sabp-050adsp-ts201sabp-060l3bc
|
PDF
|
317 mg
Abstract: 5119A AT91CAP7 30268 AT91CAP7S450A 08K G4 AT91CAP9 2763I AT91CAP7A 3225 12MHZ 20PF
Contextual Info: Features • Incorporates the ARM7TDMI ARM® Thumb® Processor • • • • • • • • • • • • • – 72 MIPS at 80MHz – EmbeddedICE In-circuit Emulation, Debug Communication Channel Support Additional Embedded Memories – One 256 Kbyte Internal ROM, Single-cycle Access at Maximum Matrix Speed
|
Original
|
80mhz432-byte317 mg5119a+8at91cap730268at91cap7s450a08k g4at91cap92763iat91cap7a3225 12mhz 20pf
|
PDF
|
AT91CAP9
Abstract: synchro transmitter 26V 400 HZ AT91CAP7 PA2027 ATMel 046 15X15
Contextual Info: Features • Incorporates the ARM7TDMI ARM® Thumb® Processor • • • • • • • • • • • • – 72 MIPS at 80MHz – EmbeddedICE In-circuit Emulation, Debug Communication Channel Support Additional Embedded Memories – One 256 Kbyte Internal ROM, Single-cycle Access at Maximum Matrix Speed
|
Original
|
80mhz432-byteat91cap9synchro transmitter 26v 400 hz+4at91cap7pa2027atmel 04615x15
|
PDF
|
ATSAM3S2B
Abstract: SAM3S sam3s bootloader atsam3s4a ATSAM3S4 ATSAM3S Cortex A9 instruction set cortex a15 core sam3s4c ATSAM3S4BA-AU
Contextual Info: Features • Core • • • • • • • – ARM Cortex®-M3 revision 2.0 running at up to 64 MHz – Memory Protection Unit MPU – Thumb®-2 instruction set Pin-to-pin compatible with AT91SAM7S legacy products (48- and 64-pin versions) Memories
|
Original
|
at91sam7s64-pin128-bit6500as+1111-dec-09atsam3s2bsam3ssam3s bootloaderatsam3s4aatsam3s4atsam3scortex a9 instruction setcortex a15 coresam3s4catsam3s4ba-au
|
PDF
|
bfp760
Abstract: ADSP-TS201 reverse carry addition WPCT ADSP-21263 C-15 ts101 dsp application note boot kernel for the ADSP-21369 xr120xddddcccc "vector instructions" saturation
Contextual Info: ADSP-TS201 TigerSHARC Processor Programming Reference Revision 1.1, April 2005 Part Number 82-000810-01 Analog Devices, Inc. One Technology Way Norwood, Mass. 02062-9106 a Copyright Information 2005 Analog Devices, Inc., ALL RIGHTS RESERVED. This document may not be reproduced in any form without prior, express
|
Original
|
adsp-ts201bfp760reverse carry additionwpct+6adsp-21263c-15ts101 dsp application noteboot kernel for the adsp-21369xr120xddddccccvector instructions" saturation
|
PDF
|
DS60001194
Abstract: PIC32MZ2048ECG124 DS60001128 DS60001232
Contextual Info: PIC32MZ Embedded Connectivity EC Family 32-bit MCUs (up to 2 MB Live-Update Flash and 512 KB SRAM) with Audio and Graphics Interfaces, HS USB, Ethernet, and Advanced Analog Operating Conditions Advanced Analog Features • 2.2V to 3.6V, -40ºC to +85ºC, DC to 200 MHz
|
Original
|
pic32mz32-bit12-bitds60001194+3pic32mz2048ecg124ds60001128ds60001232
|
PDF
|
HDMI to SDI converter chip
Abstract: hdmi SDI ICS81001 dvi "led display" lcd cross reference HDMI to HD-SDI converter chip controller for sdram udx3 HDMI VIDEO CAPTURE CARD OSD workbench
Contextual Info: AN 604: High Definition Video Reference Design UDX3 AN-604-1.0 March 2010 Introduction The Altera video series of reference designs deliver high-quality up, down, and cross conversion of standard definition (SD), high definition (HD), and 3 gigabits per
|
Original
|
an-604-1hdmi to sdi converter chiphdmi sdiics81001+7dvi "led displaylcd cross referencehdmi to hd-sdi converter chipcontroller for sdramudx3hdmi video capture cardosd workbench
|
PDF
|
|
|
32X1 using by 8X1
Abstract: wildcard 88 0206f verilog code for 5-3 compressor
Contextual Info: RealView Compilation Tools Version 2.2 Linker and Utilities Guide Copyright 2002-2005 ARM Limited. All rights reserved. ARM DUI 0206F RealView Compilation Tools Linker and Utilities Guide Copyright © 2002-2005 ARM Limited. All rights reserved. Release Information
|
Original
|
0206f32x1 using by 8x1wildcard 88verilog code for 5-3 compressor |
PDF
|
CP92
Abstract: ARMv7 mmu ARM1176JZF ARMv6-M Architecture Reference Manual ARM1136JF*s ARM1156T2F-S ARM1156T2F-S datasheet arm1176jzf-s ARM11MP ARM926EJ-S
Contextual Info: RealView Debugger Version 4.1 User Guide Copyright 2002-2010 ARM Limited. All rights reserved. ARM DUI 0153M ID102410 RealView Debugger User Guide Copyright © 2002-2010 ARM Limited. All rights reserved. Release Information The following changes have been made to this document.
|
Original
|
0153mid102410cp92armv7 mmu+8arm1176jzfarmv6-m architecture reference manualarm1136jf*sarm1156t2f-sarm1156t2f-s datasheetarm1176jzf-sarm11mparm926ej-s
|
PDF
|
PL080
Abstract: PL041 0115B 5 pin din socket LM4549 PB926EJ-S SR12 SR13 SR14 SR15
Contextual Info: Application Note 115 Using the Audio Codec on ARM Development Boards Document number: ARM DAI 0115B Issued: March 2007 Copyright ARM Limited 2007 Application Note 115 ARM DAI 0115B Copyright 2007 ARM Limited. All rights reserved. 1 Introduction Application Note 115
|
Original
|
0115bab926ej-san11516-bit+9pl080pl0415 pin din socketlm4549pb926ej-ssr12sr13sr14sr15
|
PDF
|
S3C2450
Abstract: s5pc100 difference between arm7 arm9 arm11 cortex TMS570PSFC61 samsung evaluator 7t ARM11 atmel Samsung ARM S5PC100 samsung s3c2450 user manual SMDK2450 FREESCALE IMX25
Contextual Info: RealView Debugger Version 4.1 Target Configuration Guide Copyright 2002-2010 ARM Limited. All rights reserved. ARM DUI 0182M ID102410 RealView Debugger Target Configuration Guide Copyright © 2002-2010 ARM Limited. All rights reserved. Release Information
|
Original
|
0182mid102410s3c2450s5pc100+8difference between arm7 arm9 arm11 cortextms570psfc61samsung evaluator 7tarm11 atmelsamsung arm s5pc100samsung s3c2450 user manualsmdk2450freescale imx25
|
PDF
|
micrologic
Abstract: 741CP pc motherboard schematics PDIUSB11AD EPXA10 free circuit diagram of motherboard PL061 ARM922T PL011 0x1000003F
Contextual Info: Integrator /CM922T-XA10 Core Module HBI-0100 User Guide Copyright 2002-2003. All rights reserved. ARM DUI 0184B Integrator/CM922T-XA10 User Guide Copyright © 2002-2003. All rights reserved. Release Information Date Release Comments September 2002
|
Original
|
/cm922t-xa10hbi-01000184bintegrator/cm922t-xa10+10micrologic741cppc motherboard schematicspdiusb11adepxa10free circuit diagram of motherboardpl061arm922tpl0110x1000003f
|
PDF
|
transistor A 27611
Abstract: SDC 2921 AT91CAP9 iso7816 sim m3pr transistor Arm 3055 equivalent fpp8 A 434 RF Receiver TRANSMITTER PAIR AT91CAP7E FPGA SoC, Chip, radio emitter
Contextual Info: Features • Incorporates the ARM7TDMI ARM® Thumb® Processor • • • • • • • • • • • • • • – 72 MIPS at 80MHz – EmbeddedICE In-circuit Emulation, Debug Communication Channel Support Additional Embedded Memories – One 256 Kbyte Internal ROM, Single-cycle Access at Maximum Matrix Speed
|
Original
|
80mhz432-bytetransistor a 27611sdc 2921+8at91cap9iso7816 simm3prtransistor arm 3055 equivalentfpp8a 434 rf receiver transmitter pairat91cap7efpga soc, chip, radio emitter
|
PDF
|
rx706
Abstract: duplex led display alarm clock TMS 3451 MATERIAL INSPECTION checklist, PCB EP 613 power supply 923 54 06 ng abs atmel 935 121-972 magnetic card reader SCHEMATIC msr 605
Contextual Info: Features • Core • • • • • • – ARM Cortex -M3 revision 2.0 running at up to 96 MHz – Memory Protection Unit MPU – Thumb®-2 instruction set Memories – From 64 to 256 Kbytes embedded Flash, 128-bit wide access, memory accelerator,
|
Original
|
128-bit29-may-09rx706duplex led display alarm clock tms 3451+6material inspection checklist, pcbep 613 power supply923 54 06 ng absatmel 935121-972magnetic card reader schematic msr 605
|
PDF
|
0x4001004
Abstract: AN3011 MSC8103 MSC8122 MSC8122ADS MSC8126 SC140
Contextual Info: Freescale Semiconductor Application Note AN3039 Rev. 0, 9/2005 Integrated Example of MSC8122 Local Bus Usage: Ethernet, TDM, DMA, and DSI By Iantha Scheiwe The local bus on the MSC8122 and MSC8126 DSPs is a 64-bit wide bus operating at up to 166 MHz. The local bus is used for
|
Original
|
an3039msc8122msc812664-bit+6msc8122/26ation0x4001004an3011msc8103msc8122adssc140
|
PDF
|
BIT 3251
Abstract: AT91CAP7A 2052 cv 1441D 3351P 2671I IOR 536M 27611 power transistor
Contextual Info: Features • Incorporates the ARM7TDMI ARM® Thumb® Processor • • • • • • • • • • • • • – 72 MIPS at 80MHz – EmbeddedICE In-circuit Emulation, Debug Communication Channel Support Additional Embedded Memories – One 256 Kbyte Internal ROM, Single-cycle Access at Maximum Matrix Speed
|
Original
|
80mhz432-byte5119cbit 3251+7at91cap7a2052 cv1441d3351p2671iior 536m27611 power transistor
|
PDF
|
|
Contextual Info: Features • High Performance, Low Power AVR 32 32-Bit Microcontroller • • • • • • • • • • • • • • • • • • • – 210 DMIPS throughput at 150 MHz – 16 KB instruction cache and 16 KB data caches – Memory Management Unit enabling use of operating systems
|
Original
|
32-bit32kbytes32003isavr32 |
PDF
|