ZD-98 F Search Results
ZD-98 F Datasheets Context Search
| Catalog Datasheet | Type | Document Tags | |
|---|---|---|---|
A6FKContextual Info: HDL Verification We will take you to the leaders. 7/8/98 1 Powerful HDL Verification Solutions for the Industries Highest Density Devices ◆ :KDW LV GULYLQJ WKH 3*$ 9HULILFDWLRQ WUHQGV" ◆ :KDW LV DQ +'/ 7HVWEHQFK 0HWKRGRORJ\" ◆ :KDW LV ;LOLQ[ GRLQJ WR OHDG WKH ZD\" |
Original |
a6fk | |
BC 273 equivalent
Abstract: ZDB25P-1AKN-146 ZDC37P-1AKN-146 ZDA15S-1AKN-146 B861 DIN 41652 part 1 ZDB25S1AKN-146 ZDC37S-1AKN-146 ZDE9P-1AKN-146
|
Original |
sys06ic931z---p00029-27zdel9s-1akn-146zdal15s-1akn-146+11 | |
ZDEE9P-OL2-146
Abstract: ZDCE37P-OL2-146 ZDDE50P-OL2-146 ZDA15SOL2 zdde50sol2146 ZDEE9S-OL2-146 ZDDE50S-OL2-146 ZDB25SOL2 zde9sol2 ZDA15S-OL2
|
Original |
zda15p-ol2zdb25p-ol2zdc37p-ol2zdd50p-ol2+12 | |
ZDA15s
Abstract: ZDB25S-1AKN-146 ZDAL15P-1AKN-146 ZDA15S1AKN-146 ZD-E9P-1AKN-146 ZDC37S-1AKN-146 zda15s-1akn-146
|
Original |
zdel9p-1akn-146zdal15p-1akn-146zdbl25p-1akn-146zdcl37p-1akn-146+11 | |
|
Contextual Info: 2: 5: SYS06: BASE1 50: 95: 98: JOB: IC931Z-P00034-21 100: Name: D-SUBMINIATURE DATE: MAR 4 1998 Time: 1:57:52 PM Operator: BC COLOR: BLACK TCP: 666 Typedriver Name: TS name csm no.: 100 D Subminiature Zoom: 100 ZD* Solder Cup Termination Stamped with Tin Shells |
Original |
zda15pzdb25pzdc37pzdd50p | |
solder cup awg 16
Abstract: bc 494 ZDD50P ZDA15S 226 35K 224
|
Original |
sys06ic931z---p00035-22zda15szdb25s+6 | |
|
Contextual Info: ISSI’ IS42G32256_ 256K x 32 x 2 16-Mbit SYNCHRONOUS GRAPHICS RAM ADVANCE INFORMATION APRIL 1998 FEATURES • Operating frequency: 125 MHz • 256,144 words x 32 bits x 2-bank organization • Programmable special register - Graphic cycles • Dual internal bank control |
OCR Scan |
is42g32256_16-mbitsr037-0bis42g32256+2 | |
|
Contextual Info: IS42G32256_ 256K x 32 x 2 16-Mbit SYNCHRONOUS GRAPHICS RAM ADVANCE INFORMATION APRIL 1998 FEATURES • Operating frequency: 125 MHz • 256,144 words x 32 bits x 2-bank organization • Programmable special register - Graphic cycles • Dual internal bank control |
OCR Scan |
is42g32256_16-mbitsr037-0bis42g32256+2 | |
ZD-98 FContextual Info: LIN Doc #; 5241 UltraMAX M T H I n f i n i t e P o w e r o f I n n o v a t i o n L X 5 2 4 1 /5 2 4 2 ultimode SCSI P r e l i m i n a r y D ata DESCRIPTION T he LX5241/42 is a m ultim ode SCSI terminator that conform s to the SCSI Parallel Interconnect2 SPI-2 specification d eveloped by the T 10 |
OCR Scan |
lx5241/42lx5245/6zd-98 f | |
ZD-98 F
Abstract: PI019
|
OCR Scan |
am186emview--100-pincowi-00int2/int7v0/pio31+8 | |
ZD-98 FContextual Info: f j j PER!COM PI74ALVCH16344 i i i i i i i i i i i i i i i i i i i i i i i i i i i i i i i i i i i i i i i i i i i i i i i i i i i i i i i i i i i i i i i i i i i i i i i i i i i i i i i i i i i i i i i i i i i i i i i i i i i i i i i i i i i i i i i i i i i i i i i i i ni i i i i i i i i i i Mi |
OCR Scan |
pi74a56-pinpi74alvch16344pi74alvch+2 | |
|
Contextual Info: Preliminary information •■ AS4C256K16F0 II 5V 256KX 16 C M O S DRAM fast page mode Features • Read -modify-write • TTL-compatible, three-state I/O • JEDEC standard packages • Organization: 262,144 words by 16 bits • High speed - 50/60 ns RAS access time |
OCR Scan |
as4c256k16f0256kx40-pin40/44-pin+4 | |
|
Contextual Info: ISSI’ IS41LV32256 256K x 32 8-Mbit EDO DYNAMIC RAM 3.3V, 100/83/66 MHz ADVANCE INFORMATION JULY 1998 FEATURES DESCRIPTION • 262,144-word by 32-bit organization The IS S IIS41LV32256 is organized in a 262,122 x 32-bit CMOS Dynamic Random Access Memory. Four CAS signals |
OCR Scan |
is41lv32256144-word32-bitiis41lv32256+3 | |
LX5240
Abstract: LX5240CDB LX5240CDBT LX5240CPW
|
OCR Scan |
lx5240lx5240cdblx5240cdbtlx5240cpw | |
|
|
|||
|
Contextual Info: m â IS41C16100 IS41LV16100 1M x 16 16-MBIT DYNAMIC RAM WITH EDO PAGE MODE DESCRIPTION IS S I FEATURES • The IS41C16100 and IS41LV16100 are 1,048,576 x 16-bit high-performance CMOS Dynamic Random Access Memories. These devices offer an accelerated cycle access |
OCR Scan |
16-mbitcycles/16is41c16100is41lv16100+3 | |
|
Contextual Info: IS41C16100/S IS41LV16100/S m t 1M x 16 16-MBIT DYNAMIC RAM WITH EDO PAGE MODE DESCRIPTION FEATURES The ISSI IS41C16100/S and IS41LV16100/S are 1,048,576 x 16-bit high-performance CMOS Dynamic Random Access Memories. These devices offer an accelerated cycle access |
OCR Scan |
is41c16100/sis41lv16100/s16-mbitcycles/16+2 | |
|
Contextual Info: issr IS42G32256_ 256K x 32 x 2 16-Mbit SYNCHRONOUS GRAPHICS RAM ADVANCE INFORMATION SEPTEMBER 1998 FEATURES GRAPHIC FEATURES • 256,144 words x 32 bits x 2-bank organization • All inputs are sampled at the positive going edge of the system clock |
OCR Scan |
is42g32256_16-mbitis42g32256pk13197pq+1 | |
transistor AJQ
Abstract: 678D A112 AV12 BAB22 GC123 ed10011a 3F63
|
Original |
34683ig783z6jxpktransistor ajq678d+6 | |
X2M STContextual Info: »«Y UND ft! - • H Y57V164010C 2 Banks x Z M x 4 Bit Synchronous DRAM DESCRIPTION The Hyundai HY57V164010C is a 16,777,216-bits CMOS Synchronous DRAM, ideally suited for the main memory applications which require large memory density and high bandwidth. HY57V164010C is organized as 2banks of |
OCR Scan |
y57v164010chy57v164010c216-bits152x4+4 | |
ZD 103
Abstract: cd40130 ZD 103 ma CD40102B CD40102BMS CD40103BMS j510
|
Original |
cd40102bmscd40103bmszd 103cd40130+3 | |
|
Contextual Info: Lattice ; ; ; ; Semiconductor •• ■■ Corporation is p L S I * 2 1 2 8 V L VANTI S 2.5V In-System Programmable SuperFAST High Density PLD Functional Block Diagram11 Features SuperFAST HIGH DENSITY IN-SYSTEM PROGRAMMABLE LOGIC — — — — — 6000 PLD Gates |
OCR Scan |
2128ve2128vl-135lt100100-pin2128vl-135lb100+6 | |
|
Contextual Info: Lattice* is p L S “ ; S e m ic o n d u c to r • ■ ■ C o rp o ra tio n I 2 1 2 8 V 3.3V High Density Programmable Logic Functional Block Diagram* Features • HIGH DENSITY PROGRAMMABLE LOGIC — — — — — 6000 PLD Gates 128 and 64 I/O Pin Versions, Eight Dedicated Inputs |
OCR Scan |
176-pin160-pin100-pin | |
EHP 16
Abstract: 65A0 IQM695561
|
Original |
7738hsehp 1665a0iqm695561 | |
|
Contextual Info: w a _EDI8F64128C ELECTRONIC DESIGNS INC j 1MByte Secondary Cache for Pentium Systems 128Kx64 Static RAM High Speed CMOS Cache Memory Module Features The EDI8F64128C is a high speed 1MByte secondary 1MByte Secondary Cache Module cache module which is ideal for use with many Intel Pentium |
OCR Scan |
edi8f64128c128kx64i8f64128c128kx8+5 | |