10Gigabit Ethernet PHY
Contextual Info: Application Note: Virtex-II Series R XAPP606 v1.1 December 20, 2001 XGMII Using the DDR Registers, DCM, and SelectI/O Features in Virtex-II Devices Author: Martin Rhodes Summary The DDR, DCM, and SelectI/O features of the Virtex™-II architecture make it ideal for use in
|
Original
|
xapp60610-gigabitieee80210gigabit ethernet phy |
PDF
|
XAPP606
Abstract: 10Gigabit Ethernet PHY CLK180 P802 vhdl code for clock phase shift vhdl code for DCM
Contextual Info: Application Note: Virtex-II Series R XAPP606 v1.1 July 10, 2002 XGMII Using the DDR Registers, DCM, and SelectI/O-Ultra Features Author: Martin Rhodes Summary The DDR, DCM, and SelectI/O -Ultra features of the Virtex™-II architecture make it ideal for
|
Original
|
xapp60610-gigabitieee80210gigabit ethernet phy+4clk180p802vhdl code for clock phase shiftvhdl code for dcm
|
PDF
|
CLK180
Abstract: P802 XAPP606 10Gigabit Ethernet PHY
Contextual Info: Application Note: Virtex-II Series R XAPP606 v1.0 October 23, 2001 XGMII Using the DDR Registers, DCM, and SelectI/O Features in Virtex-II Devices Author: Martin Rhodes Summary The DDR, DCM, and SelectI/O features of the Virtex™-II architecture make it ideal for use in
|
Original
|
xapp60610-gigabitieee802clk180+2p80210gigabit ethernet phy
|
PDF
|
matched filter in vhdl
Abstract: XAPP012 Insight Spartan-II demo board vhdl code for crossbar switch XAPP029 verilog code for cdma transmitter FPGA Virtex 6 pin configuration xapp005 verilog code for 16 kb ram verilog code for crossbar switch
Contextual Info: DataSource CD-ROM Q4-01 Xilinx Application Notes Summaries Title Size Summary Family Design Loadable Binary Counters 40 KB XAPP004 XC3000 VIEWlogi OrCAD Register Based FIFO 60 KB XAPP005 XC3000 VIEWlogi OrCAD Boundary Scan Emulator for XC3000 80 KB XAPP007 XC3000
|
Original
|
q4-01xc3000xc4000exc4000+11xc4000/xc5200matched filter in vhdlxapp012insight spartan-ii demo boardvhdl code for crossbar switchxapp029verilog code for cdma transmitterfpga virtex 6 pin configurationxapp005verilog code for 16 kb ramverilog code for crossbar switch
|
PDF
|
verilog code for 10 gb ethernet
Abstract: testbench verilog ram 16 x 4 66-BIT testbench of an ethernet transmitter in verilog free vhdl code for pll testbench verilog ram 16 x 8 verilog code for 16 bit common bus vhdl code for ethernet csma cd vhdl code for clock and data recovery vhdl code for clock phase shift
Contextual Info: Application Note: Virtex-II/Virtex-II Pro 10 Gigabit Ethernet/FibreChannel PCS Reference Design R XAPP775 v1.0 August 25, 2004 Author: Justin Gaither and Marc Cimadevilla Summary This application note describes the 10 Gigabit Ethernet Physical Coding Sublayer (PCS)
|
Original
|
xapp775xapp606xapp268xapp622+16644-mhzxapp661xapp265xapp677300-pinml10gverilog code for 10 gb ethernettestbench verilog ram 16 x 466-bittestbench of an ethernet transmitter in verilogfree vhdl code for plltestbench verilog ram 16 x 8verilog code for 16 bit common busvhdl code for ethernet csma cdvhdl code for clock and data recoveryvhdl code for clock phase shift
|
PDF
|
XAPP259
Abstract: XC2V6000-ff1152 XAPP268 digital clock CLK180 LVCMOS25 XAPP225 XC2V1000 XC2V1000-5FF896 XAPP253
Contextual Info: Application Note: Virtex-II Series R System Interface Timing Parameters Author: Sean Koontz, Maria George, and Markus Adhiwiyogo XAPP259 v1.0 April 28, 2003 Summary This application note defines timing parameters required for the timing analysis of source
|
Original
|
xapp259clk90clk180clk270+9clkfx180xc2v6000-ff1152xapp268digital clocklvcmos25xapp225xc2v1000xc2v1000-5ff896xapp253
|
PDF
|