WHITENOISE Search Results

k 3067

Abstract: star sound audio amplifier circuit diagram EN3760 la7575 looney tunes saw filter if video 4.5-MHz IF vestigial sideband modulation LiTa03 37608
Contextual Info: I Ordering number: EN3760 Monolithic Linear 1C SAMYO LA7575 Super-split, PLL-II Video and Sound IF Signal Processor OVERVIEW PINOUT The LA7575 is a super-split, phase-locked loop video and sound intermediate frequency signal processor incorporating super-split-carrier processing of the video

microcontroller based caller id by using 8051

Abstract: sound activated based lcd message display 8051 0038a 8088 memory interface SRAM ECHO canceller IC ED11 ED12 ED13 MX93002 MX93032
Contextual Info: MX93032 APPLICATION NOTE [M1 VERSION] 1.0 GENERAL DESCRIPTIONS echo cancellation and acoustical echo cancellation, etc. • The MX93032-M1 has built-in DSP mode and MCU mode. In DSP mode, users do not need external microprocessors and can effectively reduce the overall

EV10AQ190AVTPY

Abstract: EV10AQ190 EV10AQ190A EV10AQ190AVTP EV10AQ190ACTPY dioda a4N
Contextual Info: EV10AQ190A Low power QUAD 10-bit 1.25 Gsps ADC Operating up to 5 Gsps Datasheet Main Features • Quad ADC with 10-bit Resolution Using e2v Proprietary Analog • • • • • • • • • • Input Cross-point Switch – 1.25 Gsps Sampling Rate in Four-channel Mode

EV10AS150A

Abstract: EV10AS150 BDC 47 transistor EV10AS150AVTPY
Contextual Info: EV10AS150A High Linearity ADC 10-bit 2.5 Gsps with 1:4 DMUX 5 GHz Full Power Bandwidth Datasheet Features • • • • • • • • • • • • • ADC 10-bit Resolution Up to 2.5 Gsps Sampling Rate Selectable 1:4 or 1:2 Demultiplexed Digital LVDS Outputs

CQFP68

Contextual Info: TS8388B ADC 8-bit 1 Gsps Datasheet 1. Features • • • • • • • • • • • • • • • • • • • • • 8-bit Resolution ADC Gain Adjust 1.5 GHz Full Power Input Bandwidth –3 dB 1 Gsps (min.) Sampling Rate SINAD = 44.3 dB (7.2 Effective Bits), SFDR = 58 dBc, at FS = 1 Gsps, FIN = 20 MHz

AT84AS004

Abstract: npn transistor w27 AT84AS004VTPY
Contextual Info: AT84AS004 10-bit 2 Gsps ADC With1:4 DMUX Datasheet Features • • • • • • • 10-bit Resolution 2 Gsps Sampling Rate Selectable 1:2 or 1:4 Demultiplexed Output 500 mVpp Differential 100Ω or Single-ended 50Ω Analog Input 100Ω Differential or Single-ended 50Ω Clock Input

TSP50C04

Abstract: BD 4914 MX 0541 TSP5220 TSP50C12 BA 59 04AF P DAC 0804 interfacing DAC with 0830 microprocessor LCD 16PIN mozart
Contextual Info: TSP50C0x/1x Family Speech Synthesizer Design Manual 2000 Linear Products SPSS011D IMPORTANT NOTICE Texas Instruments and its subsidiaries TI reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information

selector frequency

Abstract: 13.575 FX613 FX613DW FX613P pulse width modulation using 555
Contextual Info: CML Semiconductor Products PRODUCT INFORMATION FX613 Universal Call Progress Decoder Publication D/613/3 December 1995 Features Covers Worldwide Call Progress Frequencies 300Hz to 2,150Hz 3 Volt <1mA Requirement Decodes Single or Modulated Tones Analogue In/Serial Data Out

AI203

Abstract: N-15 cga to vga converter RO4003 TS83102G0BMGS TSEV83102G0BGL JTS8388B atmel square wave generator circuit D9B diode
Contextual Info: Features • • • • • • • • • • • • • • • • • • Up to 2 Gsps Sampling Rate Power Consumption: 4.6W 500 mVpp Differential 100Ω or Single-ended 50Ω ±2 % Analog Inputs Differential 100Ω or Single-ended 50Ω Clock Inputs

NPN Two monolithic transistors

Abstract: d5 diod CQFP68 JTS8388B TS81102G0 TS8388B TS8388BG DIOD B4 85116
Contextual Info: Features • • • • • • • • • • • • • • • • • • • • • 8-bit Resolution ADC Gain Adjust 1.5 GHz Full Power Input Bandwidth -3 dB 1 GSPS (min) Sampling Rate SINAD = 44.3 dB (7.2 Effective Bits), SFDR = 58 dBc, at FS = 1 GSPS, FIN = 20 MHz

diagram, voice speech, bar code

Abstract: OPT11 pt 138
Contextual Info: •woge MX93021 1.0 GENERAL DESCRIPTIONS 2.0 FEATURES The MX93021 is an engine chip for Digital-AnsweringMachine. • 4.8K bps compression rate. • Maximum 8 Personal Mail Supports Separate 63 ICM • DTMF generation and detection with near-end echo cancellation.

BDC 47 transistor

Abstract: JTS8388B RO4003 TS81102G0 TS8388BGL TSEV8388BGL
Contextual Info: Features • • • • • • • • • • • • • • • • • • • • 8-bit Resolution ADC Gain Adjust 1.8 GHz Full Power Input Bandwidth -3 dB 1 GSPS (min) Sampling Rate SFDR = 58 dBc, SINAD = 44.3 dB (7.2 Effective Bits), at FS = 1 GSPS, FIN = 20 MHz

Contextual Info: EV10DS130AZP Low Power 10-bit 3 Gsps Digital to Analog Converter with 4/2:1 Multiplexer Datasheet Main Features • • • • • • • • • • • • • 10-bit Resolution 3 GSps Guaranteed Conversion Rate 7 GHz Analog Output Bandwidth 4:1 or 2:1 Integrated Parallel MUX Selectable

Contextual Info: AT84AS008 10-bit 2.2 Gsps ADC Datasheet Features • • • • • • • • • • • • • • 10-bit Resolution ADC 2.2 Gsps Sampling Rate Seamless Ascending Compatibility with TS83102G0B 10-bit 2 Gsps ADC 500 mVpp Full-scale Analog Input Range

k3013

Abstract: multiply-by-256
Contextual Info: M MOTOROLA MC12179 500-2800 MHz Single Channel Frequency Synthesizer The MC12179 is a monolithic Bipolar synthesizer integrating the high frequency prescaler, phase/frequency detector, charge pump, and reference oscillator/buffer functions. When combined with an external loop filter and

matlab TMS320

Abstract: LMS adaptive filter matlab gmsk demodulator vocoder implementation RLS matlab gmsk modulation matlab matlab code for audio equaliser ZKP 180 gmsk demodulation matlab FSK modulate by matlab book
Contextual Info: Telecommunications Applications With the TMS320C5x DSPs Application Book 1994 Digital Signal Processing Products Printed in U.S.A., October 1994 SPRA033 Application Book Telecommunications Applications With the TMS320C5x DSPs 1994 Telecommunications Applications

sis 650

Abstract: MAX3745 MAX3861 MAX3874 MAX3874AEGJ MAX3874EGJ
Contextual Info: 19-2710; Rev 2; 5/03 KIT ATION EVALU LE B A IL A AV 2.488Gbps/2.667Gbps Clock and Data Recovery with Limiting Amplifier Features ♦ 2.488Gbps and 2.667Gbps Input Data Rates ♦ Reference Clock Not Required for Data Acquisition ♦ Exceeds ANSI, ITU, and Bellcore SONET/SDH

EAD0-EAD14

Abstract: ED11 ED12 ED13 ED15 MX93011A 89 04c2
Contextual Info: INDEX MX93011A APPLICATION NOTE [K1 VERSION] 1.0 GENERAL DESCRIPTIONS l l l MX93011A is an engine chip for digital answering machine DAM . It provides functional modules, including speech compression/decompression, silence management, telephone line signal processing, internal-ROM voice prompt, ARAM management, etc.

macronix mxic dsp instruction set

Abstract: mxic dsp instruction set MX93002 MX93031A moving message display using 8051 MX29F16A
Contextual Info: INDEX PRELIMINARY MX93031A APPLICATION NOTE [M1 VERSION] 1.0 GENERAL DESCRIPTIONS l l l l MX93031A-M1 is an engine chip on which digital answering machine DAM with full duplex speaker phone is implemented. Besides, CAS tone detection capability for call-waiting in Caller-ID service has also been

4D00H

Abstract: ED11 ED12 ED13 ED15 MX93031A
Contextual Info: INDEX PRELIMINARY MX93031A APPLICATION NOTE [K1 VERSION] 1.0 GENERAL DESCRIPTIONS l l l The MX93031A is an engine chip on which digital answering machine DAM with full duplex speakerphone is implemented. Besides, CAS tone detection capability for call-waiting in Caller-ID service has also been

schematic diagram surround sony

Abstract: digital dts dolby downmix Dolby prologic II ac3 downmix decoder circuit diagram "dolby digital" sub woofer circuit Dolby Digital / DTS decoder dolby digital dts decoder Dolby NR dolby sound system circuit diagrams all
Contextual Info: PRELIMINARY DATA SHEET MICRONAS Edition Dec. 10, 2001 6251-509-1PD MAS 3528E Dolby Digital and MPEG-1 Layer-2 Audio Decoder MICRONAS MAS 3528E PRELIMINARY DATA SHEET Contents Page Section Title 5 5 6 7 1. 1.1. 1.2. 1.3. Introduction Features System Application

G3255

Abstract: sis 650 MAX3745 MAX3861 MAX3874 MAX3874AEGJ MAX3874EGJ
Contextual Info: 198-2710; Rev 0; 2/03 KIT ATION EVALU LE B A IL A AV 2.488Gbps/2.667Gbps Clock and Data Recovery with Limiting Amplifier Features ♦ 2.488Gbps and 2.667Gbps Input Data Rates ♦ Reference Clock Not Required for Data Acquisition ♦ Exceeds ANSI, ITU, and Bellcore SONET/SDH

AT84AS003CTP

Abstract: A7N transistor npn transistor w27 10 GSPS ADC FR4
Contextual Info: AT84AS003 10-bit 1.5 Gsps ADC With 1:4 DMUX Datasheet Features • • • • • • • 10-bit Resolution 1.5 Gsps Sampling Rate Selectable 1:2 or 1:4 Demultiplexed Output 500 mVpp Differential 100Ω or Single-ended 50Ω Analog Input 100Ω Differential or Single-ended 50Ω Clock Input

AN2668

Abstract: STM32F103xx LMV321 STM3210B-EVAL STM32F103 STM32F10xxx reference manual 7x110
Contextual Info: AN2668 Application note Improving STM32F101xx and STM32F103xx ADC resolution by oversampling Introduction The STMicroelectronics Medium- and High-density STM32F101xx and STM32F103xx Cortex -M3 based microcontrollers come with 12-bit enhanced ADC sampling with a rate