Part Number
    Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    VHDL CODE FOR SERIAL ANALOG TO DIGITAL CONVERTER Search Results

    VHDL CODE FOR SERIAL ANALOG TO DIGITAL CONVERTER Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    MYC0409-NA-EVM
    		Murata Manufacturing Co Ltd 72W, Charge Pump Module, non-isolated DC/DC Converter, Evaluation board PDF
    SCL3400-D01-004
    		Murata Manufacturing Co Ltd 2-axis (XY) digital inclinometer PDF
    SCL3400-D01-10
    		Murata Manufacturing Co Ltd 2-axis (XY) digital inclinometer PDF
    SCL3400-D01-1
    		Murata Manufacturing Co Ltd 2-axis (XY) digital inclinometer PDF
    SCL3400-D01-PCB
    		Murata Manufacturing Co Ltd 2-axis (XY) digital inclinometer PDF

    VHDL CODE FOR SERIAL ANALOG TO DIGITAL CONVERTER Datasheets Context Search

    Catalog Datasheet Type Document Tags PDF

    adc controller vhdl code

    Abstract: vhdl code for time division multiplexer serial analog to digital converter vhdl code vhdl code for parallel to serial converter vhdl code for digital clock output on CPLD XAPP355 adc vhdl source code handspring adc vhdl vhdl program for parallel to serial converter
    Contextual Info: Application Note: CoolRunner CPLD R XAPP355 v1.1 January 3, 2002 Summary Serial ADC Interface Using a CoolRunner CPLD This document describes the design implementation for controlling a Texas Instruments ADS7870 Analog to Digital Converter (ADC) in a Xilinx CoolRunner XPLA3™ CPLD.


    Original     		XAPP355 ADS7870 XAPP355 adc controller vhdl code vhdl code for time division multiplexer serial analog to digital converter vhdl code vhdl code for parallel to serial converter vhdl code for digital clock output on CPLD adc vhdl source code handspring adc vhdl vhdl program for parallel to serial converter PDF

    analog to digital converter vhdl coding

    Abstract: XAPP355 vhdl code for time division multiplexer adc controller vhdl code vhdl code for parallel to serial converter adc controller vhdl code download handspring vhdl coding for analog to digital converter serial analog to digital converter vhdl code vhdl code 16 bit processor
    Contextual Info: Application Note: CoolRunner CPLD R XAPP355 v1.0 April 30, 2001 Serial ADC Interface Using a CoolRunner CPLD Summary This document describes the design implementation for controlling a Texas Instruments ADS7870 Analog to Digital Converter (ADC) in a Xilinx CoolRunner XPLA3™ CPLD.


    Original     		XAPP355 ADS7870 analog to digital converter vhdl coding XAPP355 vhdl code for time division multiplexer adc controller vhdl code vhdl code for parallel to serial converter adc controller vhdl code download handspring vhdl coding for analog to digital converter serial analog to digital converter vhdl code vhdl code 16 bit processor PDF

    VHDL code of lcd display

    Abstract: vhdl code for lcd of xilinx vhdl code for lcd display XAPP149 handspring vhdl code for digital to analog converter analog to digital converter vhdl coding serial analog to digital converter vhdl code XAPP355 oscilloscope
    Contextual Info: Application Note: CPLD R XAPP149 v1.0 September 25, 2001 Summary Designing an Oscilloscope with the Insight Springboard Kit An oscilloscope is a data aquisition device frequently used to measure and display voltage at a particular source. The Handspring Visor line of personal computers is an ideal candidate for


    Original     		XAPP149 XAPP149 VHDL code of lcd display vhdl code for lcd of xilinx vhdl code for lcd display handspring vhdl code for digital to analog converter analog to digital converter vhdl coding serial analog to digital converter vhdl code XAPP355 oscilloscope PDF

    TEMIC PLD

    Abstract: airbag temic alarm clock design of digital VHDL vhdl DTMF echo cancellation in mobile phones using matlab airbag control unit using CAN PROTOCOL Daimler-Benz schematic weigh scale low cost mobile phone audio matlab AEG motor
    Contextual Info: ASIC THE COMPLETE ASIC SUPPLIER A company of AEG Daimler-Benz Industrie ASIC TEMIC: The complete ASIC supplier . . . . . . Sub microwatt to multi GHz RF devices Digital 622MHz cross connect matrix to fully integrated mixed analog & digital audio path for mobile phones


    Original     		622MHz 50cho TEMIC PLD airbag temic alarm clock design of digital VHDL vhdl DTMF echo cancellation in mobile phones using matlab airbag control unit using CAN PROTOCOL Daimler-Benz schematic weigh scale low cost mobile phone audio matlab AEG motor PDF

    4 bit binary multiplier Vhdl code

    Abstract: low pass Filter VHDL code vhdl code of 8 bit comparator VHDL code for dac vhdl code for serial analog to digital converter xilinx vhdl code for digital clock adc controller vhdl code IPIF vhdl code for digital to analog converter Xilinx analog comparator
    Contextual Info: DS OPB Delta-Sigma Analog to Digital Converter ADC (v1.01a) DS488 December 1, 2005 Product Specification Introduction LogiCORE Facts When digital systems are used in real-world applications, it is often necessary to convert an analog voltage level to a


    Original     		DS488 Virtex-402 4 bit binary multiplier Vhdl code low pass Filter VHDL code vhdl code of 8 bit comparator VHDL code for dac vhdl code for serial analog to digital converter xilinx vhdl code for digital clock adc controller vhdl code IPIF vhdl code for digital to analog converter Xilinx analog comparator PDF

    CoolRISC 816

    Abstract: verilog code voltage regulator vhdl project of 16 bit microprocessor using vhdl abstract for UART simulation using VHDL Jaquet vhdl code for digital to analog converter Jaquet speed block diagram UART using VHDL vhdl code for march c algorithm "Heat meter"
    Contextual Info: ESPRIT DESIGN CLUSTER Action Task 2.28 DIRECTORATE GENERAL III Industry RTD : Information Technologies Contract n° EP 25213 TARDIS MEthodology for LOw Power ASic design MELOPAS DESIGN STORY December 6th, 2000 This document may be published without any restrictions


    Original     		DATE-2000 CoolRISC 816 verilog code voltage regulator vhdl project of 16 bit microprocessor using vhdl abstract for UART simulation using VHDL Jaquet vhdl code for digital to analog converter Jaquet speed block diagram UART using VHDL vhdl code for march c algorithm "Heat meter" PDF

    schematic ultrasonic fogger

    Abstract: Siren Sound Generator circuit diagram Siren Sound Generator 5 sound Siren Sound Generator horn Car security system block diagram ultrasonic movement DETECTOR CIRCUIT DIAGRAM alarm clock design of digital VHDL vhdl code for motor speed control Siren Sound Generator heart pulse rate sensor using photodiodes
    Contextual Info: Mixed-Signal ASICs Introduction The mixed signal ASIC, as its name implies, combines elements of the analog world and the digital world into one customized IC. The ability to combine analog functions of all levels of complexity onto the same chip as the more


    Original     		31-Jan-96 schematic ultrasonic fogger Siren Sound Generator circuit diagram Siren Sound Generator 5 sound Siren Sound Generator horn Car security system block diagram ultrasonic movement DETECTOR CIRCUIT DIAGRAM alarm clock design of digital VHDL vhdl code for motor speed control Siren Sound Generator heart pulse rate sensor using photodiodes PDF

    XAPP029

    Abstract: adc controller vhdl code verilog rtl code of Crossbar Switch 12-bit ADC interface vhdl code for FPGA vhdl code for pn sequence generator Insight Spartan-II demo board XAPP172 xilinx XC3000 SEU testing verilog hdl code for triple modular redundancy parallel to serial conversion vhdl IEEE paper
    Contextual Info: DataSource CD-ROM Q4-01 Xilinx Application Note Summaries XAPP004 Loadable Binary Counters The design strategies for loadable and non-loadable binary counters are significantly different. This application note discusses the differences, and describes the design of a loadable binary counter.


    Original     		Q4-01 XAPP004 XAPP005 XC3000 Desi49 XC18V00, XC9500XL, XC9500XV, XAPP501 XC9500, XAPP029 adc controller vhdl code verilog rtl code of Crossbar Switch 12-bit ADC interface vhdl code for FPGA vhdl code for pn sequence generator Insight Spartan-II demo board XAPP172 xilinx XC3000 SEU testing verilog hdl code for triple modular redundancy parallel to serial conversion vhdl IEEE paper PDF

    digital IIR Filter VHDL code

    Abstract: code iir filter in vhdl speech scrambler vhdl manchester encoder vhdl DTMF collision detector vhdl VHDL code for band pass Filter vhdl code for pcm bit stream generator vhdl code direct digital synthesizer vhdl program for parallel to serial converter
    Contextual Info: Mixed-Signal ASICs Introduction The mixed signal ASIC, as its name implies, combines elements of the analog world and the digital world into one customized IC. The ability to combine analog functions of all levels of complexity onto the same chip as the more


    Original     		31-Jan-96 digital IIR Filter VHDL code code iir filter in vhdl speech scrambler vhdl manchester encoder vhdl DTMF collision detector vhdl VHDL code for band pass Filter vhdl code for pcm bit stream generator vhdl code direct digital synthesizer vhdl program for parallel to serial converter PDF

    Connecting an I2S-Compatible Audio DAC to the AT91x40 Series Microcontroller

    Abstract: VHDL code dac DAC3550A atmel at91 series 74LV138 74LVC163 AT24C512 ATF1508ASV DAC3550 I2S serial bus protocol
    Contextual Info: Connecting an I2S-Compatible Audio DAC to the AT91x40 Series Microcontrollers Introduction The purpose of this Application Note is to provide the procedure to construct the interface between a stereo audio digital-to-analog converter DAC and an AT91x40 Series


    Original     		AT91x40 ATF1508ASV DAC3550A Connecting an I2S-Compatible Audio DAC to the AT91x40 Series Microcontroller VHDL code dac atmel at91 series 74LV138 74LVC163 AT24C512 DAC3550 I2S serial bus protocol PDF

    8251 intel microcontroller architecture

    Abstract: vhdl source code for 8086 microprocessor 8251 usart verilog coding for asynchronous decade counter verilog code for 8254 timer verilog code for median filter 8251 uart vhdl SERVICE MANUAL oki 32 lcd tv verilog code for iir filter VHDL CODE FOR HDLC controller
    Contextual Info: ALTERA MEGAFUNCTION PARTNERS PROGRAM Catalog About this Catalog ® May 1996 AMPP Catalog Contents This catalog provides an introduction to the Altera Megafunction Partners Program, a description of each AMPP megafunction, and a listing of corporate profiles and contact information for each AMPP


    Original     		PDF

    vhdl code for parallel to serial converter

    Abstract: vhdl code for digital clock output on CPLD vhdl code for parallel to serial shift register 74LV138 74LVC163 AT24C512 ATF1508ASV ATF1508ASVL vhdl code for serial analog to digital converter VHDL code for dac
    Contextual Info: Connecting an I2S-Compatible Audio DAC to the AT91x40 Series Microcontrollers Using an ATF1508ASVL CPLD 1. Introduction The purpose of this Application Note is to provide the procedure to construct the interface between a stereo audio digital-to-analog converter DAC and an AT91x40


    Original     		AT91x40 ATF1508ASVL AT91x40 ATF1508ASV vhdl code for parallel to serial converter vhdl code for digital clock output on CPLD vhdl code for parallel to serial shift register 74LV138 74LVC163 AT24C512 vhdl code for serial analog to digital converter VHDL code for dac PDF

    SERIAL INPUT DAC

    Contextual Info: Extension I/O Modules AXM-A75 Multi-function I/O extension module for Acromag FPGA cards 16-BIT DIGITAL I/O 16 I/O 16-BIT A/D 16 I/O CONVERT1 SCLK1 A2D_DATA1 16 CHANNELS FIELD I/O 16-BIT A/D CONVERT16 SCLK16 A2D_DATA16 QUAD 16-BIT D/A LDAC1 SCK1 D2A_DATA1


    Original     		AXM-A75 16-BIT 16-BIT CONVERT16 SCLK16 DATA16 AXM-75 SERIAL INPUT DAC PDF

    schematic ultrasonic fogger

    Abstract: acoustic filter 40khz CAR alarm INTEGRATED CIRCUIT 40KHZ ULTRASONIC transducers DA5546 fogger car intrusion ultrasonic sensor vehicle ultrasonic sensor intrusion alarm 40KHz ultrasonic interface 40khz ULTRASOUND DRIVER
    Contextual Info: Mixed-Signal ASICs Introduction The mixed signal ASIC, as its name implies, combines elements of the analog world and the digital world into one customized IC. The ability to combine analog functions of all levels of complexity onto the same chip as the more


    Original     		31-Jan-96 schematic ultrasonic fogger acoustic filter 40khz CAR alarm INTEGRATED CIRCUIT 40KHZ ULTRASONIC transducers DA5546 fogger car intrusion ultrasonic sensor vehicle ultrasonic sensor intrusion alarm 40KHz ultrasonic interface 40khz ULTRASOUND DRIVER PDF

    MIMO OFDM Matlab code

    Abstract: matlab code for mimo ofdm vhdl code for cordic qr decomposition vhdl code for digital to analog converter papr in ofdm using matlab OFDM Matlab code MATLAB code for decimation filter VHDL for decimation filter serial analog to digital converter vhdl code vhdl code for serial analog to digital converter
    Contextual Info: Digital radio series Altera wireless solutions Simplify your RF card design cycle By integrating Altera programmable logic devices PLDs into the core of your radio frequency (RF) cards, you gain flexibility and high performance, plus a risk-free migration path to low-cost structured


    Original     		R251332 SS-01004-2 MIMO OFDM Matlab code matlab code for mimo ofdm vhdl code for cordic qr decomposition vhdl code for digital to analog converter papr in ofdm using matlab OFDM Matlab code MATLAB code for decimation filter VHDL for decimation filter serial analog to digital converter vhdl code vhdl code for serial analog to digital converter PDF

    verilog code for amba apb master

    Abstract: verilog code for apb verilog code for amba apb bus i2s philips synchronous fifo design in verilog verilog code for i2s bus testbench of a transmitter in verilog philips I2S bus specification verilog code for 8 bit fifo register testbench verilog ram asynchronous
    Contextual Info: Meets Philips Inter-IC Sound Bus Specification Supported modes I2S-APB − I2S Philips Inter-IC Sound Bus Core for AMBA APB − Right Justified − Left Justified − DSP Two clock domains − APB the host side clock do- The I2S-APB core integrates eight channels of Inter-IC Sound compatible serial buses.


    Original     		PDF

    I2S bus specification

    Abstract: verilog code for amba apb master verilog code for apb testbench of a transmitter in verilog philips I2S bus specification i2s specification verilog code for amba apb bus testbench verilog ram asynchronous verilog code for digital clock AMBA BUS vhdl code
    Contextual Info:  Meets Philips Inter-IC Sound Bus Specification  Supported modes I2S-APB  I2S Philips Inter-IC Sound Bus Core for AMBA APB  Right Justified  Left Justified  DSP  Two clock domains  APB the host side clock do- The I2S-APB core integrates eight channels of Inter-IC Sound compatible serial buses.


    Original     		PDF

    IEEE Standard 1014-1987

    Abstract: diagram of connectors of 4 USB and 1 RS232 and 1 Firewire 2 infrared verilog hdl code for traffic light control ternary content addressable memory VHDL BPSK modulation VHDL CODE vhdl code for TRAFFIC LIGHT CONTROLLER SINGLE WAY DECT base station schematic vhdl code for TRAFFIC LIGHT CONTROLLER 4 WAY diagram of connectors of 4 USB and 1 RS232 an 1 Firewire and 1 Infrared ATM machine working circuit diagram using vhdl
    Contextual Info: DataSource CD-ROM Q1-02 Glossary of Terms This is a work-in-progress. If you can't find what you want here, try OneLook Dictionaries, Atomica, or Google. Last update: 6/13/2001 | A| B | C | D | E | F | G | H | I | J | K | L | M| N | O | P | Q | R | S | T | U | V| W | X| Y| Z |


    Original     		Q1-02 IEEE Standard 1014-1987 diagram of connectors of 4 USB and 1 RS232 and 1 Firewire 2 infrared verilog hdl code for traffic light control ternary content addressable memory VHDL BPSK modulation VHDL CODE vhdl code for TRAFFIC LIGHT CONTROLLER SINGLE WAY DECT base station schematic vhdl code for TRAFFIC LIGHT CONTROLLER 4 WAY diagram of connectors of 4 USB and 1 RS232 an 1 Firewire and 1 Infrared ATM machine working circuit diagram using vhdl PDF

    datasheet of BGA Staggered pins

    Abstract: NEC-V850 VHDL CODE FOR HDLC controller vhdl code for 4 channel dma controller clock tree balancing serdes transceiver 1999 verilog code for i2c vhdl code download for memory in cam vhdl code for watchdog timer of ATM vhdl coding for analog to digital converter
    Contextual Info: GS30 0.15-µm CMOS Standard Cell/Gate Array High-Value ASIC ❑ 0.15-µm Leff process 0.18-µm drawn with Shallow Trench Isolation (STI) Inline bond pads Minimum height I/Os Minimum width I/O ❑ 4 and 5 levels of metal ❑ 6 million random logic gates plus 6 million


    Original     		PDF

    sinc3 vhdl

    Abstract: XC2S100-5 ADS1202PW 9C12063A4700JLHFT BNX002-01 XC2S50-5TQ144C ADS1202 EXCEMT222DT 218-4LPST xilinx vhdl code for digital clock
    Contextual Info: Application Report SLAA186 – November 2003 Using the ADS1202 Reference Design Data Acquisition Products Tom Hendrick, Miroslav Oljaca ABSTRACT This application report describes the characteristics, operation, and use of the ADS1202 reference design. It includes two isolated ADS1202 circuits for a variety of applications


    Original     		SLAA186 ADS1202 ADS1202 XC2S150 sinc3 vhdl XC2S100-5 ADS1202PW 9C12063A4700JLHFT BNX002-01 XC2S50-5TQ144C EXCEMT222DT 218-4LPST xilinx vhdl code for digital clock PDF

    lms algorithm using verilog code

    Abstract: lms algorithm using vhdl code ATM machine working circuit diagram using vhdl verilog code for lms adaptive equalizer verilog code for lms adaptive equalizer for audio digital IIR Filter VHDL code 8086 microprocessor based project verilog DTMF decoder qpsk demodulation VHDL CODE verilog code for fir filter using DA
    Contextual Info: AMPP Catalog June 1998 About this Catalog June 1998 AMPP Catalog Contents This catalog provides information on Altera Megafunction Partners Program AMPPSM partners and provides descriptions of megafunctions from each AMPP partner. The information in this catalog is current as of


    Original     		PDF

    ic cd4017 datasheet

    Abstract: ic1 cd4017 IC CD4017 ic1 cd4017 pin diagram SPICE MODEL OF CD4017 schematic diagram dc-ac inverter cd4017 application notes 12V DC to 230V AC inverters circuit diagram CD4017 12v to 230v inverters circuit diagrams
    Contextual Info: design ideas Edited by Bill Travis and Anne Watson Swager Model a nonideal transformer in Spice Vittorio Ricchiuti, Siemens ICN, L’Aquila, Italy esigners often use transformers as voltage, current, and impedance adapters. Transformers usually comprise two inductively coupled coils,


    Original     		20-SEC CD4017 CD4538 CD4072 1N4148. ic cd4017 datasheet ic1 cd4017 IC CD4017 ic1 cd4017 pin diagram SPICE MODEL OF CD4017 schematic diagram dc-ac inverter cd4017 application notes 12V DC to 230V AC inverters circuit diagram 12v to 230v inverters circuit diagrams PDF

    verilog code for distributed arithmetic

    Abstract: verilog code for fir filter using DA vhdl code for FFT based on distributed arithmetic 8 bit Array multiplier code in VERILOG verilog code for fir filter using MAC digital FIR Filter verilog code vhdl code for dFT 32 point vhdl code for FFT 32 point CORDIC system generator xilinx verilog code for correlator
    Contextual Info: Xilinx DSP High Performance Signal Processing January 1998 New High Performance DSP Alternative New advantages in FPGA technology and tools: Xilinx DSP offers a new alternative to ASICs, fixed function DSP devices, and DSP processors. This DSP solution is achieved through the introduction


    Original     		PDF

    TUTORIALS xilinx FFT

    Abstract: 16 QAM modulation verilog code Xilinx usb2 cable Schematic Xilinx usb cable Schematic qpsk implementation using verilog xilinx mp3 vhdl decoder CODE VHDL TO ISA BUS INTERFACE FPGA based dma controller using vhdl VHDL code of DCT by MAC VHDL CODE FOR HDLC controller
    Contextual Info: White Paper: Spartan-II R WP137 v1.0 March 21, 2001 Summary Intellectual Property (IP) Cores for Home Networking Author: Amit Dhir Spartan -II FPGAs, programmed with IP cores, enable home networking products. Xilinx develops IP cores and partners with third-party IP providers to provide customers with a suite


    Original     		WP137 TUTORIALS xilinx FFT 16 QAM modulation verilog code Xilinx usb2 cable Schematic Xilinx usb cable Schematic qpsk implementation using verilog xilinx mp3 vhdl decoder CODE VHDL TO ISA BUS INTERFACE FPGA based dma controller using vhdl VHDL code of DCT by MAC VHDL CODE FOR HDLC controller PDF