vhdl code for cordic algorithm
Abstract: verilog code for cordic verilog code for logarithm verilog code for cordic algorithm cordic algorithm code in verilog vhdl code for cordic verilog code for cordic algorithm sine cosine vhdl code for cordic cosine and sine vhdl cordic code verilog code of sine rom
Contextual Info: DCORDIC CORDIC processor ver 1.16 OVERVIEW The DCORDIC uses the CORDIC algorithm to compute trigonometric, reverse trigonometric, hyperbolic and reverse hyperbolic functions. It supports sine, cosine, arcus tangent functions for hyperbolic and trigonometric systems. Logarithm, square root and exponent
|
Original
|
24-bitieee-754vhdl code for cordic algorithmverilog code for cordic+8verilog code for logarithmverilog code for cordic algorithmcordic algorithm code in verilogvhdl code for cordicverilog code for cordic algorithm sine cosinevhdl code for cordic cosine and sinevhdl cordic codeverilog code of sine rom
|
PDF
|
vhdl code for cordic algorithm
Abstract: vhdl code for cordic verilog code for cordic algorithm vhdl code for modulation vhdl code for complex multiplication and addition verilog code for cordic vhdl code for rotation cordic vhdl code for digital clock digital clock vhdl code cordic algorithm code in verilog
Contextual Info: New Products - Software Programming a Xilinx FPGA in “C” Hardware designers are realizing they will need to use higher levels of abstraction to increase their productivity. by Doug Johnson, Business Development Manager, Frontier Design, doug_johnson@frontierd.com; Marc Defossez, Field Applications Engineer,
|
Original
|
vhdl code for cordic algorithmvhdl code for cordicverilog code for cordic algorithmvhdl code for modulation+6vhdl code for complex multiplication and additionverilog code for cordicvhdl code for rotation cordicvhdl code for digital clockdigital clock vhdl codecordic algorithm code in verilog
|
PDF
|
8051 16bit addition, subtraction
Abstract: verilog code for floating point division verilog code for single precision floating point multiplication vhdl code for cordic cosine and sine vhdl code for cordic verilog code for floating point multiplication program for 8051 16bit square root vhdl code for cordic multiplication test bench for 16 bit shifter verilog code for cordic
Contextual Info: Floating Point Mathematics Unit ver 1.30 OVERVIEW DFPMU uses the specialized CORDIC and standard algorithms to compute math functions. It supports addition, subtraction, multiplication, division, square root, comparison, absolute value, change sign of a number
|
Original
|
ieee-75416-bit32-bit8051 16bit addition, subtraction+9verilog code for floating point divisionverilog code for single precision floating point multiplicationvhdl code for cordic cosine and sinevhdl code for cordicverilog code for floating point multiplicationprogram for 8051 16bit square rootvhdl code for cordic multiplicationtest bench for 16 bit shifterverilog code for cordic
|
PDF
|
lms algorithm using verilog code
Abstract: lms algorithm using vhdl code ATM machine working circuit diagram using vhdl verilog code for lms adaptive equalizer verilog code for lms adaptive equalizer for audio digital IIR Filter VHDL code 8086 microprocessor based project verilog DTMF decoder qpsk demodulation VHDL CODE verilog code for fir filter using DA
Contextual Info: AMPP Catalog June 1998 About this Catalog June 1998 AMPP Catalog Contents This catalog provides information on Altera Megafunction Partners Program AMPPSM partners and provides descriptions of megafunctions from each AMPP partner. The information in this catalog is current as of
|
Original
|
lms algorithm using verilog codelms algorithm using vhdl codeatm machine working circuit diagram using vhdlverilog code for lms adaptive equalizer+6verilog code for lms adaptive equalizer for audiodigital iir filter vhdl code8086 microprocessor based projectverilog dtmf decoderqpsk demodulation vhdl codeverilog code for fir filter using da
|
PDF
|
verilog code to generate sine wave
Abstract: verilog code for sine wave generator using cordic vhdl code to generate sine wave CORDIC to generate sine wave fpga verilog code for CORDIC to generate sine wave vhdl code dds VHDL code for CORDIC to generate sine wave vhdl code for cordic algorithm vhdl code for cordic CORDIC to generate sine wave
Contextual Info: CoreDDS Handbook Actel Corporation, Mountain View, CA 94043 2006 Actel Corporation. All rights reserved. Printed in the United States of America Part Number: 50200078-0 Release: September 2006 No part of this document may be copied or reproduced in any form or by any means
|
Original
|
verilog code to generate sine waveverilog code for sine wave generator using cordicvhdl code to generate sine wavecordic to generate sine wave fpga+6verilog code for cordic to generate sine wavevhdl code ddsvhdl code for cordic to generate sine wavevhdl code for cordic algorithmvhdl code for cordiccordic to generate sine wave
|
PDF
|
wireless power transfer matlab simulink
Abstract: wcdma simulink vhdl code for cordic Crest factor reduction CORDIC vhdl altera verilog code for histogram simulink model verilog code for cdma simulation FIR filter matlaB design code FIR filter matlaB design altera
Contextual Info: Crest Factor Reduction Application Note 396 June 2007, Version 1.0 This application note describes crest factor reduction and an Altera crest factor reduction solution. Overview A high peak-to-mean power ratio causes the following effects: • ■ In-band distortion:
|
Original
|
wireless power transfer matlab simulinkwcdma simulinkvhdl code for cordiccrest factor reduction+6cordic vhdl alteraverilog code for histogramsimulink modelverilog code for cdma simulationfir filter matlab design codefir filter matlab design altera
|
PDF
|
verilog code for floating point multiplication
Abstract: vhdl code for cordic cosine and sine vhdl code for 8 bit floating point processor verilog code for single precision floating point multiplication verilog code for cordic verilog code for double precision floating point multiplication 8051 16bit addition, subtraction verilog code for single precision floating point addition DP8051 IEEE 754
Contextual Info: DFPMU-DP Floating Point Coprocessor Double Precision ver 3.03 OVERVIEW DFPMU-DP is a Floating Point Coprocessor, designed to assist CPU in performing the floating point mathematic computations. DFPMU-DP directly replaces C software functions, by equivalent, very fast hardware
|
Original
|
verilog code for floating point multiplicationvhdl code for cordic cosine and sinevhdl code for 8 bit floating point processorverilog code for single precision floating point multiplication+6verilog code for cordicverilog code for double precision floating point multiplication8051 16bit addition, subtractionverilog code for single precision floating point additiondp8051ieee 754
|
PDF
|
verilog code for floating point multiplication
Abstract: vhdl code for cordic cosine and sine vhdl code for cordic VHDL code for floating point addition verilog code for floating point division vhdl code for cordic multiplication program for 8051 16bit square root verilog code for single precision floating point multiplication 8051 16bit addition, subtraction CORDIC sine cosine float altera
Contextual Info: DFPMU Floating Point Coprocessor ver 2.05 OVERVIEW DFPMU is a Floating Point Coprocessor, designed to assist CPU in performing the floating point mathematic computations. DFPMU directly replaces C software functions, by equivalent, very fast hardware operations,
|
Original
|
dp805132-bitverilog code for floating point multiplicationvhdl code for cordic cosine and sine+8vhdl code for cordicvhdl code for floating point additionverilog code for floating point divisionvhdl code for cordic multiplicationprogram for 8051 16bit square rootverilog code for single precision floating point multiplication8051 16bit addition, subtractioncordic sine cosine float altera
|
PDF
|
verilog code for distributed arithmetic
Abstract: verilog code for fir filter using DA vhdl code for FFT based on distributed arithmetic 8 bit Array multiplier code in VERILOG verilog code for fir filter using MAC digital FIR Filter verilog code vhdl code for dFT 32 point vhdl code for FFT 32 point CORDIC system generator xilinx verilog code for correlator
Contextual Info: Xilinx DSP High Performance Signal Processing January 1998 New High Performance DSP Alternative New advantages in FPGA technology and tools: Xilinx DSP offers a new alternative to ASICs, fixed function DSP devices, and DSP processors. This DSP solution is achieved through the introduction
|
Original
|
verilog code for distributed arithmeticverilog code for fir filter using davhdl code for fft based on distributed arithmetic8 bit array multiplier code in verilog+6verilog code for fir filter using macdigital fir filter verilog codevhdl code for dft 32 pointvhdl code for fft 32 pointcordic system generator xilinxverilog code for correlator
|
PDF
|
fsk by simulink matlab
Abstract: VHDL code for CORDIC to generate sine wave VERILOG Digitally Controlled Oscillator vhdl code for cordic algorithm verilog code for cordic algorithm vhdl code to generate sine wave matlab code to generate sine wave using CORDIC verilog code for CORDIC to generate sine wave vhdl code for cordic matlab code for CORDIC to generate sine wave
Contextual Info: NCO Compiler MegaCore Function User Guide 101 Innovation Drive San Jose, CA 95134 408 544-7000 http://www.altera.com Core Version: 2.0.1 Document Version: 2.0.1 rev. 1 Document Date: July 2002 Copyright NCO Compiler MegaCore Function User Guide Copyright 2002 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo,
|
Original
|
fsk by simulink matlabvhdl code for cordic to generate sine waveverilog digitally controlled oscillatorvhdl code for cordic algorithm+6verilog code for cordic algorithmvhdl code to generate sine wavematlab code to generate sine wave using cordicverilog code for cordic to generate sine wavevhdl code for cordicmatlab code for cordic to generate sine wave
|
PDF
|
verilog code for cordic algorithm
Abstract: CORDIC to generate sine wave fpga vhdl code for cordic cosine and sine sin wave with test bench file in vhdl vhdl code for cordic algorithm cordic algorithm code in verilog CORDIC altera matlab code to generate sine wave using CORDIC vhdl code for rotation cordic QFSK
Contextual Info: NCO MegaCore Function User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com Software Version: Document Date: 9.1 November 2009 Copyright 2009 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other
|
Original
|
verilog code for cordic algorithmcordic to generate sine wave fpgavhdl code for cordic cosine and sinesin wave with test bench file in vhdl+6vhdl code for cordic algorithmcordic algorithm code in verilogcordic alteramatlab code to generate sine wave using cordicvhdl code for rotation cordicqfsk
|
PDF
|
verilog code for CORDIC to generate sine wave
Abstract: verilog code for cordic algorithm vhdl code for cordic vhdl code for rotation cordic CORDIC to generate sine wave fpga verilog code to generate sine wave vhdl code to generate sine wave verilog code for cordic CORDIC to generate sine wave vhdl code for FFT 32 point
Contextual Info: NCO MegaCore Function User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com Software Version: Document Date: 10.0 July 2010 Copyright 2010 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other
|
Original
|
verilog code for cordic to generate sine waveverilog code for cordic algorithmvhdl code for cordicvhdl code for rotation cordic+6cordic to generate sine wave fpgaverilog code to generate sine wavevhdl code to generate sine waveverilog code for cordiccordic to generate sine wavevhdl code for fft 32 point
|
PDF
|
VERILOG Digitally Controlled Oscillator
Abstract: matlab code to generate sine wave using CORDIC verilog code of sine rom verilog code to generate sine wave QFSK EP3C10F256 verilog code for digital modulation cyclone iii matlab code for half adder CORDIC to generate sine wave fpga VHDL code for CORDIC to generate sine wave
Contextual Info: NCO MegaCore Function User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com Software Version: Document Date: 11.0 May 2011 Copyright 2011 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other
|
Original
|
verilog digitally controlled oscillatormatlab code to generate sine wave using cordicverilog code of sine romverilog code to generate sine wave+6qfskep3c10f256verilog code for digital modulation cyclone iiimatlab code for half addercordic to generate sine wave fpgavhdl code for cordic to generate sine wave
|
PDF
|
traffic light controller IN JAVA
Abstract: vhdl code for traffic light control verilog hdl code for parity generator sdc 2025 altera CORDIC ip error correction code in vhdl interlaken Reed-Solomon Decoder verilog code verilog code for fir filter modelsim 6.3g
Contextual Info: MegaCore IP Library Release Notes and Errata 101 Innovation Drive San Jose, CA 95134 www.altera.com MegaCore Library Version: 10.0 Document Version: 10.0.2 Document Date: 15 September 2010 Copyright 2010 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other
|
Original
|
traffic light controller in javavhdl code for traffic light controlverilog hdl code for parity generatorsdc 2025+6altera cordic iperror correction code in vhdlinterlakenreed-solomon decoder verilog codeverilog code for fir filtermodelsim 6.3g
|
PDF
|
|
|
Cyclone II DE2 Board DSP Builder
Abstract: verilog code for cordic algorithm for wireless la vhdl code for a updown counter verilog code for CORDIC to generate sine wave verilog code for cordic algorithm for wireless simulink matlab PFC 4-bit AHDL adder subtractor simulink model CORDIC to generate sine wave fpga vhdl code for cordic
Contextual Info: DSP Builder Handbook Volume 2: DSP Builder Standard Blockset 101 Innovation Drive San Jose, CA 95134 www.altera.com HB_DSPB_STD-1.0 Document Version: Document Date: 1.0 June 2010 Copyright 2010 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other
|
Original
|
cyclone ii de2 board dsp builderverilog code for cordic algorithm for wireless lavhdl code for a updown counterverilog code for cordic to generate sine wave+6verilog code for cordic algorithm for wirelesssimulink matlab pfc4-bit ahdl adder subtractorsimulink modelcordic to generate sine wave fpgavhdl code for cordic
|
PDF
|
GSM 900 simulink matlab
Abstract: verilog code for ofdm transmitter fir filter coding for gui in matlab digital IIR Filter VHDL code digital IIR Filter verilog code qpsk modulation VHDL CODE vhdl code for ofdm transmitter vhdl code for ofdm turbo codes qam system matlab code qpsk demapper VHDL CODE
Contextual Info: Signal Processing IP Megafunctions Signal Processing Solutions for System-on-a Programmable-Chip Designs May 2001 Signal Processing IP: Proven Performance in One Portfolio performance, high-throughput signal coding schemes, W processing algorithms. ireless and digital signal processing DSP
|
Original
|
m-gb-signal-01gsm 900 simulink matlabverilog code for ofdm transmitterfir filter coding for gui in matlab+7digital iir filter vhdl codedigital iir filter verilog codeqpsk modulation vhdl codevhdl code for ofdm transmittervhdl code for ofdmturbo codes qam system matlab codeqpsk demapper vhdl code
|
PDF
|
Marvell PHY 88E1111 Datasheet
Abstract: 88E1145 88E1111 PHY registers map 88E1111 marvell ethernet switch sgmii verilog code for cordic algorithm using 8-fft SMPTE425M verilog code for CORDIC to generate sine wave scaler verilog code dc bfm
Contextual Info: MegaCore IP Library Release Notes and Errata 101 Innovation Drive San Jose, CA 95134 www.altera.com MegaCore Library Version: 8.1 Document Version: 8.1.3 Document Date: 1 February 2009 Copyright 2009 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other
|
Original
|
marvell phy 88e1111 datasheet88e114588e1111 phy registers map88e1111+6marvell ethernet switch sgmiiverilog code for cordic algorithm using 8-fftsmpte425mverilog code for cordic to generate sine wavescaler verilog codedc bfm
|
PDF
|
MIMO OFDM Matlab code
Abstract: matlab code for mimo ofdm vhdl code for cordic qr decomposition vhdl code for digital to analog converter papr in ofdm using matlab OFDM Matlab code MATLAB code for decimation filter VHDL for decimation filter serial analog to digital converter vhdl code vhdl code for serial analog to digital converter
Contextual Info: Digital radio series Altera wireless solutions Simplify your RF card design cycle By integrating Altera programmable logic devices PLDs into the core of your radio frequency (RF) cards, you gain flexibility and high performance, plus a risk-free migration path to low-cost structured
|
Original
|
r251332ss-01004-2mimo ofdm matlab codematlab code for mimo ofdm+8vhdl code for cordic qr decompositionvhdl code for digital to analog converterpapr in ofdm using matlabofdm matlab codematlab code for decimation filtervhdl for decimation filterserial analog to digital converter vhdl codevhdl code for serial analog to digital converter
|
PDF
|
UG331
Abstract: CWda04 XAPP256 manual SPARTAN-3 XC3S400 evaluation kit vhdl code for rs232 receiver hcl l21 usb power supply circuit diagram hcl p38 CIRCUIT diagram R80515 XC3SD1800A-FG676 vhdl ethernet spartan 3a
Contextual Info: Spartan-3 Generation FPGA User Guide Extended Spartan-3A, Spartan-3E, and Spartan-3 FPGA Families UG331 v1.6 December 3, 2009 R R Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development
|
Original
|
ug331guides/ug332cwda04xapp256+7manual spartan-3 xc3s400 evaluation kitvhdl code for rs232 receiverhcl l21 usb power supply circuit diagramhcl p38 circuit diagramr80515xc3sd1800a-fg676vhdl ethernet spartan 3a
|
PDF
|
manual SPARTAN-3 XC3S400 evaluation kit
Abstract: hcl l21 usb power supply circuit diagram verilog code for Modified Booth algorithm vhdl code for lcd of spartan3E UG331 TT 2222 Horizontal Output Transistor pins out dia verilog for 8 point fft using FPGA spartan3 vhdl code for ldpc decoder types of multipliers ge fanuc cpu 331
Contextual Info: Spartan-3 Generation FPGA User Guide Extended Spartan-3A, Spartan-3E, and Spartan-3 FPGA Families UG331 v1.7 August 19, 2010 R R Xilinx is disclosing this user guide, manual, release note, and/or specification (the “Documentation”) to you solely for use in the development
|
Original
|
ug331guides/ug332manual spartan-3 xc3s400 evaluation kithcl l21 usb power supply circuit diagram+7verilog code for modified booth algorithmvhdl code for lcd of spartan3ett 2222 horizontal output transistor pins out diaverilog for 8 point fft using fpga spartan3vhdl code for ldpc decodertypes of multipliersge fanuc cpu 331
|
PDF
|
vhdl code for lcd of spartan3E
Abstract: verilog code for Modified Booth algorithm vhdl code for rs232 receiver ge fanuc cpu 331 ug331 vhdl ethernet spartan 3a spartan 3e vga ucf barco 16 BIT ALU design with verilog/vhdl code TUTORIALS xilinx FFT
Contextual Info: Spartan-3 Generation FPGA User Guide Extended Spartan-3A, Spartan-3E, and Spartan-3 FPGA Families UG331 v1.5 January 21, 2009 R R Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development
|
Original
|
ug331guides/ug332vhdl code for lcd of spartan3everilog code for modified booth algorithm+7vhdl code for rs232 receiverge fanuc cpu 331vhdl ethernet spartan 3aspartan 3e vga ucfbarco16 bit alu design with verilog/vhdl codetutorials xilinx fft
|
PDF
|
verilog code for orthogonal cdma transmitter
Abstract: verilog code for dpd handover MATLAB fft algorithm verilog in ofdm CORDIC altera verilog code for cdma transmitter vhdl code for rotation cordic vhdl code for cordic algorithm verilog code for ofdm transmitter vhdl code for FFT 256 point
Contextual Info: WiMAX OFDMA Ranging Application Note 430 August 2006, version 1.0 Introduction This application note describes the Altera worldwide interoperability for microwave access WiMAX orthogonal frequency-division multiple access (OFDMA) ranging reference design. The application note
|
Original
|
16e-2005verilog code for orthogonal cdma transmitterverilog code for dpdhandover matlab+7fft algorithm verilog in ofdmcordic alteraverilog code for cdma transmittervhdl code for rotation cordicvhdl code for cordic algorithmverilog code for ofdm transmittervhdl code for fft 256 point
|
PDF
|
Marvell PHY 88E1111 Datasheet
Abstract: 88E1111 88E1111 PHY registers map 88E1145 Marvell 88E1111 Transceiver Marvell PHY 88E1111 stratix iii Datasheet vhdl code for ddr2 vhdl median filter programming 88E1111 vhdl code for FFT 32 point
Contextual Info: MegaCore IP Library Release Notes and Errata 101 Innovation Drive San Jose, CA 95134 www.altera.com MegaCore Library Version: Document Version: Document Date: 9.0 9.0.5 1 July 2009 Copyright 2009 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other
|
Original
|
marvell phy 88e1111 datasheet88e111188e1111 phy registers map88e1145+6marvell 88e1111 transceivermarvell phy 88e1111 stratix iii datasheetvhdl code for ddr2vhdl median filterprogramming 88e1111vhdl code for fft 32 point
|
PDF
|
ddr ram repair
Abstract: dc bfm Silicon Image 1364 Altera fft megacore design of dma controller using vhdl doorbell project Ethernet-MAC using vhdl ModelSim 6.5c pcie Gen2 payload verilog code for fir filter
Contextual Info: MegaCore IP Library Release Notes and Errata 101 Innovation Drive San Jose, CA 95134 www.altera.com MegaCore Library Version: 9.1 Document Version: 9.1.4 Document Date: 15 May 2010 Copyright 2010 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other
|
Original
|
ddr ram repairdc bfmsilicon image 1364altera fft megacore+6design of dma controller using vhdldoorbell projectethernet-mac using vhdlmodelsim 6.5cpcie gen2 payloadverilog code for fir filter
|
PDF
|
