verilog code for adc
Abstract: EPM3032ATC44-10 parallel to serial conversion verilog CPLD military ADS8411 ADS8412 verilog code for adc MSPS
Contextual Info: Application Report SLAA199 – May 2004 Using ADS8411/ADS8412 as a Serial ADC Bhaskar Goswami and Rajiv Mantri Data Acquisition Products ABSTRACT This application report discusses how to use a parallel ADC as a serial ADC by using a low-cost CPLD. This concept is tested with a Texas Instruments ADS8411/12 16-bit, 2
|
Original
|
slaa199ads8411/ads8412ads8411/1216-bit+7verilog code for adcepm3032atc44-10parallel to serial conversion verilogcpld militaryads8411ads8412verilog code for adc msps
|
PDF
|
PR68A
Abstract: QSH-060-01-F-D-A verilog code to generate sine wave PR69A verilog code for sine wave using FPGA 12-bit ADC interface vhdl code for FPGA vhdl code to generate sine wave PR63A sine wave output for fpga using verilog code ADS644X
Contextual Info: Lattice TI ADC Demo User’s Guide January 2008 UG04_01.0 Lattice Semiconductor Lattice TI ADC Demo User’s Guide Introduction This design demonstrates the ability of the LatticeECP2 FPGA to interface to the Texas Instruments TI ADS644X and ADS642X family of ADC ICs using the TI ADS6XXX-EVM (e.g. ADS6245EVM), LatticeECP2
|
Original
|
ads644xads642xads6245evmads6000+12b0110b0000b0000000000pr68aqsh-060-01-f-d-averilog code to generate sine wavepr69averilog code for sine wave using fpga12-bit adc interface vhdl code for fpgavhdl code to generate sine wavepr63asine wave output for fpga using verilog code
|
PDF
|
|
Contextual Info: O PEN ADC 10101110101110101010101 Product Datasheet The OpenADC is a simple Analog to Digital Converter ADC add-on suitable for most FPGA development kits. The OpenADC features a flexible input architecture which makes it suitable for a variety of tasks.
|
Original
|
|
PDF
|
simple ADC Verilog code
Abstract: 4-bit flash adc verilog code for adc Flash-ADC 10-bit Flash-ADC BW1217X analog to digital converter verilog adc 4bit
Contextual Info: 0.35µ µm 10-BIT 30MSPS ADC BW1217X GENERAL DESCRIPTION The bw1217x is a CMOS 10-bit A/D converter for video applications. It is a three-step pipelined A/D converter which consists of sample & hold, two multiplying DACs, and three 4-bit flash ADCs. The maximum conversion rate of bw1217x is 30MSPS and supply voltage is 3.3V single.
|
Original
|
10-bit30mspsbw1217x10bit+7simple adc verilog code4-bit flash adcverilog code for adcflash-adc10-bit flash-adcanalog to digital converter verilogadc 4bit
|
PDF
|
Flash-ADC
Abstract: verilog code for adc simple ADC Verilog code 4bit CMOS devider 3bit flash adc 4-bit flash adc AL1208
Contextual Info: AL1208H 10BIT 20MSPS ADC 10BIT 20MSPS ADC AL1208H GENERAL DESCRIPTION FEATURES The AL1208H is a CMOS 10-bit A/D converter for video applications. It is a three-step pipelined A/D converter which consists of sample & hold, three multiplying DACs, a 4-bit flash adc and three 3-bit
|
Original
|
al1208h10bit20msps10-bit+7flash-adcverilog code for adcsimple adc verilog code4bit cmos devider3bit flash adc4-bit flash adcal1208
|
PDF
|
adc 12bit 5msps
Abstract: BL1208H
Contextual Info: BL1208H 10BIT 5MSPS ADC 10BIT 5MSPS ADC BL1208H GENERAL DESCRIPTION FEATURES The BL1208H is a CMOS 10-bit A/D converter for video applications. It is a three-step pipelined A/D converter which consists of sample & hold, three multiplying DACs, a 4-bit flash adc and three 3-bit
|
Original
|
bl1208h10bit10-bit100mw+1adc 12bit 5msps
|
PDF
|
verilog code for adc
Abstract: CL1208H simple ADC Verilog code cl1208 verilog adc pipeline
Contextual Info: CL1208H 10BIT 10MSPS ADC 10BIT 10MSPS ADC CL1208H GENERAL DESCRIPTION FEATURES The CL1208H is a CMOS 10-bit A/D converter for video applications. It is a three-step pipelined A/D converter which consists of sample & hold, three multiplying DACs, a 4-bit flash adc and three 3-bit
|
Original
|
cl1208h10bit10msps10-bit+4verilog code for adcsimple adc verilog codecl1208verilog adc pipeline
|
PDF
|
verilog code for adc
Abstract: Analog to Digital Converters ADC14155 ispLEVER
Contextual Info: Interfacing Analog to Digital Converters to FPGAs A Lattice Semiconductor White Paper October 2007 Lattice Semiconductor 5555 Northeast Moore Ct. Hillsboro, Oregon 97124 USA Telephone: 503 268-8000 www.latticesemi.com 1 Interfacing Analog to Digital Converters to FPGAs
|
Original
|
natb000000000verilog code for adcanalog to digital convertersadc14155+1isplever
|
PDF
|
verilog code pipeline square root
Abstract: AD8138 AD8351 N-7075 tsmc cmos 0.13 um tsmc cmos 0.13 um ADC vhdl coding pipeline adc digital error correction TSMC Flash IP
Contextual Info: PRELIMINARY PRODUCT SPECIFICATION nAD10120-13a 10-bit 120 MSPS Analog-to-Digital Converter IP FEATURES • • • • • • 10-bit ADC Up to 120 MSPS Conversion Rate Single 1.2 V Power Supply 1.0 V p-p Differential Input Excellent Dynamic Performance 59 dBFS SNR at FIN = 10 MHz
|
Original
|
nad10120-13a10-bitn-7075verilog code pipeline square root+6ad8138ad8351tsmc cmos 0.13 umtsmc cmos 0.13 um adcvhdl coding pipeline adc digital error correctiontsmc flash ip
|
PDF
|
TSMC 0.18 um CMOS
Abstract: vhdl coding for analog to digital converter adc vhdl cmos tsmc 0.18 0.18-um CMOS technology characteristics TSMC 0.18 um CMOS silicon AD8138 AD8351 N-7075 vlsi design physical verification
Contextual Info: PRELIMINARY PRODUCT SPECIFICATION nAD12110-18a 12-bit 110 MSPS Analog-to-Digital Converter IP FEATURES • • • • • • 12-bit ADC Up to 110 MSPS Conversion Rate Single 1.8 V Power Supply 1.5 V p-p Differential Input Excellent Dynamic Performance 67 dBc SNR at FIN = 10 MHz
|
Original
|
nad12110-18a12-bitn-7075tsmc 0.18 um cmos+8vhdl coding for analog to digital converteradc vhdlcmos tsmc 0.180.18-um cmos technology characteristicstsmc 0.18 um cmos siliconad8138ad8351vlsi design physical verification
|
PDF
|
TSMC 0.18 um CMOS
Abstract: 0.18-um CMOS technology characteristics tsmc 0.18 flash tsmc cmos 0.18 um AD8138 AD8351 N-7075 vhdl coding for analog to digital converter verilog code for adc verilog code of analog mixed mode
Contextual Info: PRELIMINARY PRODUCT SPECIFICATION nAD10110-18a 10-bit 110 MSPS Analog-to-Digital Converter IP FEATURES • • • • • • 10-bit ADC Up to 110 MSPS Conversion Rate Single 1.8 V Power Supply 1.5 V p-p Differential Input Excellent Dynamic Performance 59 dBFS SNR at FIN = 10 MHz
|
Original
|
nad10110-18a10-bitn-7075tsmc 0.18 um cmos+80.18-um cmos technology characteristicstsmc 0.18 flashtsmc cmos 0.18 umad8138ad8351vhdl coding for analog to digital converterverilog code for adcverilog code of analog mixed mode
|
PDF
|
TSMC 0.18 um CMOS
Abstract: verilog code for adc verilog code pipeline square root vhdl coding for analog to digital converter AD8138 AD8351 N-7075 0.18-um CMOS technology characteristics vhdl coding for pipeline TSMC Flash IP
Contextual Info: PRELIMINARY PRODUCT SPECIFICATION nAD10110x2-18a Dual 10-bit 110 MSPS Analog-to-Digital Converter IP FEATURES • • • • • OPM[1:0] CLK EXTREF INP0 • • • • PIPELINE ADC VCM0 INN0 REFP REFN VOLTAGE REFERENCE VCM1 PIPELINE ADC INN1 Communication Receive Channel
|
Original
|
nad10110x2-18a10-bitn-7075tsmc 0.18 um cmos+8verilog code for adcverilog code pipeline square rootvhdl coding for analog to digital converterad8138ad83510.18-um cmos technology characteristicsvhdl coding for pipelinetsmc flash ip
|
PDF
|
vhdl coding for analog to digital converter
Abstract: vlsi design physical verification AD8138 AD8351 CL013G N-7075 vhdl coding pipeline adc digital error correction simple ADC Verilog code digital mixer verilog code
Contextual Info: PRODUCT SPECIFICATION nAD10120x2-13m Dual 10-bit 120 MSPS Analog-to-Digital Converter IP FEATURES • • • • • OPM[1:0] CLK EXTREF INP0 • • • • PIPELINE ADC VCM0 INN0 REFP REFN VOLTAGE REFERENCE VCM1 PIPELINE ADC INN1 Communication Receive Channel
|
Original
|
nad10120x2-13m10-bitn-7075vhdl coding for analog to digital converter+7vlsi design physical verificationad8138ad8351cl013gvhdl coding pipeline adc digital error correctionsimple adc verilog codedigital mixer verilog code
|
PDF
|
vhdl coding for analog to digital converter
Abstract: analog to digital converter vhdl coding TSMC 0.18 um CMOS digital to analog converter vhdl coding AD8138 AD8351 N-7075 verilog code pipeline square root vlsi design physical verification vhdl code for digital to analog converter
Contextual Info: PRELIMINARY PRODUCT SPECIFICATION nAD10120x2-13a Dual 10-bit 120 MSPS Analog-to-Digital Converter IP FEATURES • • • • • OPM[1:0] CLK EXTREF INP0 • • • • PIPELINE ADC VCM0 INN0 REFP REFN VOLTAGE REFERENCE VCM1 PIPELINE ADC INN1 Communication Receive Channel
|
Original
|
nad10120x2-13a10-bitn-7075vhdl coding for analog to digital converter+8analog to digital converter vhdl codingtsmc 0.18 um cmosdigital to analog converter vhdl codingad8138ad8351verilog code pipeline square rootvlsi design physical verificationvhdl code for digital to analog converter
|
PDF
|
|
|
12-bit ADC interface vhdl code for FPGA
Abstract: 12-bit ADC interface vhdl complete code for FPGA verilog code for 8 bit shift register theory IPC-2141 VHDL code for high speed ADCs using SPI with FPGA ADC Verilog Implementation XAPP268 XAPP774 emif vhdl fpga XAPP623
Contextual Info: Application Note: Virtex-II, Virtex-II Pro, and Spartan-3 Families Connecting Xilinx FPGAs to Texas Instruments ADS527x Series ADCs R XAPP774 v1.2 February 23, 2006 Author: Marc Defossez Summary This application note describes how to connect a high-speed Texas Instruments (TI) ADS5273
|
Original
|
ads527xxapp774ads527312-bit+912-bit adc interface vhdl code for fpga12-bit adc interface vhdl complete code for fpgaverilog code for 8 bit shift register theoryipc-2141vhdl code for high speed adcs using spi with fpgaadc verilog implementationxapp268emif vhdl fpgaxapp623
|
PDF
|
DPRAM
Contextual Info: GreenFIELD V600AT RECONFIGURABLE MICRO-CONTROLLER DATA BRIEF 1 • ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ Product Features System-On-Chip integrating an ARM926 MicroController and an Embedded FPGA Array for Supervision and Control tasks
|
Original
|
v600atarm92632/16-bit16kbytes+3150kgates300mhzdpram
|
PDF
|
|
Contextual Info: GreenFIELD V600AT RECONFIGURABLE MICRO-CONTROLLER DATA BRIEF 1 • ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ Product Features System-On-Chip integrating an ARM926 MicroController running at 300MHz and an Embedded FPGA 16 Mbit of embedded SDRAM
|
Original
|
v600atarm926300mhz32/16-bit+216kbytes150kgates
|
PDF
|
HPsLED
Contextual Info: DE1-SoC User Manual 1 www.terasic.com March 14, 2014 CONTENTS Chapter 1 DE1-SoC Development Kit . 4 1.1 Package Contents. 4
|
Original
|
hpsled |
PDF
|
Verilog code for ADC and DAC SPI with FPGA
Abstract: amba ahb report with verilog code verilog code AMBA AHB verilog code for i2c communication fpga ahb to i2c verilog code verilog code for amba ahb bus GreenFIELD-STW21000
Contextual Info: GreenFIELD STW21000 RECONFIGURABLE MICRO-CONTROLLER DATA BRIEF 1 • ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ Product Features System-On-Chip integrating an ARM926 MicroController, Embedded FPGA and embedded DRAM 16 Mbit of embedded SDRAM
|
Original
|
stw21000arm92632/16-bit16kbytes+10150kgates200mhz10-bitverilog code for adc and dac spi with fpgaamba ahb report with verilog codeverilog code amba ahbverilog code for i2c communication fpgaahb to i2c verilog codeverilog code for amba ahb busgreenfield-stw21000
|
PDF
|
|
Contextual Info: GreenFIELD STW21000AT RECONFIGURABLE MICRO-CONTROLLER DATA BRIEF 1 • ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ Product Features System-On-Chip integrating an ARM926 MicroController, Embedded FPGA and embedded DRAM 16 Mbit of embedded SDRAM
|
Original
|
stw21000atarm92632/16-bit16kbytes+2150kgates200mhz
|
PDF
|
ahb to i2c verilog code
Abstract: V600AT AMBA AHB memory controller ARM926 DPRAM amba bus architecture AMBA AHB DMA Verilog code for ADC and DAC SPI with FPGA verilog code for i2c communication fpga HDLC verilog code
Contextual Info: GreenFIELD V600AT RECONFIGURABLE MICRO-CONTROLLER DATA BRIEF 1 • ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ Product Features System-On-Chip integrating an ARM926 MicroController, Embedded FPGA and embedded DRAM 16 Mbit of embedded SDRAM
|
Original
|
v600atarm92632/16-bit16kbytes+11150kgates200mhz10-bitahb to i2c verilog codeamba ahb memory controllerdpramamba bus architectureamba ahb dmaverilog code for adc and dac spi with fpgaverilog code for i2c communication fpgahdlc verilog code
|
PDF
|
1/xilinx adc
Contextual Info: One Technology Way • P.O. Box 9106 · Norwood, MA 02062-9106 · Tel: 781.329.4700 · Fax: 781.461.3113 · www.analog.com ADI AD-FMCJESDADC1-EBZ Boards & Xilinx Reference Design Introduction The AD-FMCJESDADC1-EBZ is a high speed data acquisition 4 ADC channels at 250MSPS , in an FMC
|
Original
|
250mspsjesd-204bad9250fmc-176+3ad9129vc7071/xilinx adc
|
PDF
|
uic4101cp
Abstract: free verilog code of median filter UIC4101 sound sensor sandisk micro sd sandisk micro sd card pin traffic light control verilog source code verilog for matrix transformation sandisk micro sd card circuit diagram schematic diagram vga to rca
Contextual Info: Automatic Scoring System Third Prize Automatic Scoring System Institution: Huazhong University of Science & Technology Participants: Ya-bei Yang, Zun Li, and Yao Zhao Instructor: Xiao Kan Design Introduction History records what happened in the past. Do you remember the 23rd Olympic Games in Los Angeles?
|
Original
|
wm873116-bituic4101cpfree verilog code of median filter+8uic4101sound sensorsandisk micro sdsandisk micro sd card pintraffic light control verilogsource code verilog for matrix transformationsandisk micro sd card circuit diagramschematic diagram vga to rca
|
PDF
|
DIODE SMD c336
Abstract: xcf025 xcf02sv020 b30 c300 DIODE cd c326 MOLEX 87832-1420 SMD fuse P200 xcf02sv020c smdc110f XCF025V
Contextual Info: High Speed Deserialization Board HSDB HSC-ADC-FPGA FUNCTIONAL BLOCK DIAGRAM MULTI-CHANNEL ADC EVALUATION BOARD POWER SUPPLY SERIAL LVDS PER ADC FILTERED ANALOG INPUT CLOCK CIRCUIT HSC-ADC-FPGA HSC-ADC-EVALA/B-DC +3V XILINX FPGA XC2V250 FIFO1 32k SPI CLOCK INPUT
|
Original
|
xc2v250120-pinxc2v250-5fg256cad9287+15ad9219ad9228ad9229ad9259eb05053-0-11/05diode smd c336xcf025xcf02sv020b30 c300diode cd c326molex 87832-1420smd fuse p200xcf02sv020csmdc110fxcf025v
|
PDF
|
