A8RN
Abstract: uPD4502161 D4502161
Text: DATA SHEET MOS INTEGRATED CIRCUIT ju P D 4 5 0 2 1 6 1 2M-bit Synchronous DRAM Description The /¿PD4502161 is a high-speed 2,097,152-bit synchronous dynamic random-access memory, organized as 65,536 x 16 x 2 word x bit x bank , respectively. The synchronous DRAM achieves high-speed data transfer using the pipeline architecture.
|
OCR Scan
|
PDF
|
uPD4502161
152-bit
50-pin
A8RN
D4502161
|
Untitled
Abstract: No abstract text available
Text: DATA SHEET MOS INTEGRATED CIRCUIT uPD4502161 2M-bit Synchronous DRAM Description The ¿¡PD4502161 is a high-speed 2,097,152-bit synchronous dynam ic random -access memory, organized as 65,536 x 16 x 2 word x bit x bank , respectively. The synchronous DRAM achieves high-speed data transfer using the pipeline architecture.
|
OCR Scan
|
PDF
|
uPD4502161
PD4502161
152-bit
50-pin
S50G5-80-7JF3
PD4502161
PD4502161.
PD4502161G5-7JF:
|
Untitled
Abstract: No abstract text available
Text: PRELIMINARY DATA SHEET MOS INTEGRATED CIRCUIT /IPD4502161 2M-bit Synchronous DRAM Description The ¿¡PD4502161 is a high-speed 2,097,152-bit synchronous dynam ic random -access memory, organized as 65,536 x 16 x 2 word x bit x bank , respectively. The synchronous DRAM achieves high-speed data transfer using the pipeline architecture.
|
OCR Scan
|
PDF
|
/IPD4502161
PD4502161
152-bit
50-pin
S50G5-80-7JF3
PD4502161
PD4502161.
PD4502161G5-7JF:
|