GR-253
Abstract: TTRN0110G
Contextual Info: Data Sheet March 29, 2002 TTRN0110G 10 Gbits/s Clock Synthesizer, 16:1 Data Multiplexer Features Applications Supports standard OC-192/STM-64 data rate of 9.95328 Gbits/s up through forward error correction FEC rate of 10.7092 Gbits/s as well as the Ethernet rate of 10.3125 Gbits/s
|
Original
|
ttrn0110goc-192/stm-64transfe0-712-4106ds02-062hspl+2ds01-236hsplgr-253
|
PDF
|
TTRN0110G
Abstract: Interface cross
Contextual Info: Product Brief August 2000 TTRN0110G 10 Gbits/s Clock Synthesizer, 16:1 Data Multiplexer Features • ■ ■ ■ ■ ■ Fully-integrated 10 GHz clock synthesizer; 16:1 data multiplexer Supports standard OC-192/STM-64 data rate of 9.9532 GHz as well as FEC rate of 10.6642 GHz
|
Original
|
ttrn0110goc-192/stm-64pb00-081hsplinterface cross |
PDF
|
TTRN0110G
Abstract: D10GP 198-pin
Contextual Info: Advance Data Sheet August 2000 TTRN0110G 10 Gbits/s Clock Synthesizer, 16:1 Data Multiplexer Features • Fully-integrated 10 GHz clock synthesizer; 16:1 data multiplexer ■ Supports standard OC-192/STM-64 data rate of 9.9532 GHz as well as FEC rate of 10.6642 GHz
|
Original
|
ttrn0110goc-192/stm-64ds00-346hspld10gp+1198-pin
|
PDF
|
4-bit GTL to LVTTL transceiver
Abstract: digital clock using gates ORLI10G TRCV0110G TTRN0110G write operation using ram in fpga
Contextual Info: Product Brief February 2001 ORCA ORLI10G 10 Gbits/s Line Interface FPSC Introduction Lucent Technologies Microelectronics Group has developed a new ORCA Series 4 based FPSC, which combines a high-speed line interface with a flexible FPGA logic core. Built on the Series 4 reconfigurable
|
Original
|
orli10g16-bitpb01-048ncippb01-021ncip+54-bit gtl to lvttl transceiverdigital clock using gatestrcv0110gttrn0110gwrite operation using ram in fpga
|
PDF
|
10Gb CDR
Abstract: D14p N4 Amplifier 1 into 12 demultiplexer circuit diagram pin diagram 14 demultiplexer GR-253 TRCV0110G APD-SBSC-101
Contextual Info: Data Sheet March 28, 2002 TRCV0110G 10 Gbits/s Limiting Amplifier Clock Recovery, 1:16 Data Demultiplexer Features • ■ ■ Integrated limiting amplifier with 8 mV sensitivity at 1 x 10–10 bit error rate BER Integrated clock recovery and 1:16 data demultiplexer (deMUX)
|
Original
|
trcv0110goc-192/stm-64177-balls-712-4106+9ds02-061hsplds01-235hspl10gb cdrd14pn4 amplifier1 into 12 demultiplexer circuit diagrampin diagram 14 demultiplexergr-253apd-sbsc-101
|
PDF
|
Internal diagram of ic 7495
Abstract: optical regenerator OTN SWITCH regenerator in optical 0936A TFEC0410G BA 1153 code of encoder and decoder in rs(255,239) sdh regenerator ic 7495 data sheet
Contextual Info: Product Brief March 2001 TFEC0410G 40 Gbits/s Optical Networking Interface With Strong FEC and Digital Wrapper Features • ■ Versatile IC supports single 2488 Mbits/s 16 bits at 155 Mbits/s , quad 2488 Mbits/s (4 bits at 622 Mbits/s), and single 9952 Mbits/s (16 bits at
|
Original
|
tfec0410gsts-48/stm-16sts-192/stm-64+12sts-48/stm-16pb01-014sontpn00-024sontinternal diagram of ic 7495optical regeneratorotn switchregenerator in optical0936aba 1153code of encoder and decoder in rs(255,239sdh regeneratoric 7495 data sheet
|
PDF
|
BL Super p5 sanyo denki
Abstract: l37a ap13.6 diode BL SUPER P5 Sanyo Denki encoder ORLI10G STM-16 TRCV0110G TTRN0110G TTRN0126
Contextual Info: Data Sheet April, 2002 ORCA ORLI10G Quad 2.5 Gbits/s, 10 Gbits/s Line Interface FPSC Introduction Lattice has developed a new ORCA Series 4-based FPSC which combines a high-speed line interface with a flexible FPGA logic core. Built on the Series 4 reconfigurable embedded system-on-chip SoC
|
Original
|
orli10goif-sfi4-0116-bitorli10g3bm680-db+11orli10g2bm680-dborli10g1bm680-dbbl super p5 sanyo denkil37aap13.6 diodebl super p5sanyo denki encoderstm-16trcv0110gttrn0110gttrn0126
|
PDF
|
l11D
Abstract: Sanyo Denki encoder transistor BC 667 ORLI10G TRCV0110G TTRN0110G
Contextual Info: Preliminary Data Sheet July 2001 ORCA ORLI10G Field-Programmable System Chip 10 Gbits/s Transmit and Receive Line Interface Introduction Agere Systems Inc has developed a new ORCA Series 4 based FPSC, which combines a high-speed line interface with a flexible FPGA logic core. Built on the Series
|
Original
|
orli10g16-bitds01-269ncipds01-229ncip+5l11dsanyo denki encodertransistor bc 667trcv0110gttrn0110g
|
PDF
|
ORLI10G
Abstract: STM-16 TRCV0110G TTRN0110G TTRN0126 STM-16 chips
Contextual Info: Data Sheet January 15, 2002 ORCA ORLI10G Quad 2.5 Gbits/s, 10 Gbits/s, and ORLI12G 12.5 Gbits/s Line Interface FPSC Introduction Lattice has developed a new ORCA Series 4-based FPSC which combines a high-speed line interface with a flexible FPGA logic core. Built on the Series 4
|
Original
|
orli10gorli12goif-sfi4-0116-bit+7ds02-050ncipds01-277ncipstm-16trcv0110gttrn0110gttrn0126stm-16 chips
|
PDF
|
GR-253
Abstract: TRCV0110G TRCV0110G-3-XE APD-SBSC-101
Contextual Info: Data Sheet June 7, 2002 TRCV0110G 10 Gbits/s Limiting Amplifier Clock Recovery, 1:16 Data Demultiplexer Features • ■ ■ Integrated limiting amplifier with 7.5 mV sensitivity at 1e-10 bit error rate BER Integrated clock recovery and 1:16 data demultiplexer (deMUX)
|
Original
|
trcv0110g1e-10oc-192/stm-64177-ball+5ds02-247hsplds02-061hsplgr-253trcv0110g-3-xeapd-sbsc-101
|
PDF
|
APD-SBSC-101
Abstract: GR-253 0364a
Contextual Info: Data Sheet September 17, 2002 TRCV0111G2 10 Gbits/s Limiting Amplifier Clock Recovery, 1:16 Data Demultiplexer Features • ■ ■ Integrated limiting amplifier with 7.5 mV sensitivity at 1e-10 bit error rate BER Integrated clock recovery and 1:16 data demultiplexer (deMUX)
|
Original
|
trcv0111g21e-10oc-192/stm-64177-ball+4ds02-364hsplapd-sbsc-101gr-2530364a
|
PDF
|
circuit diagram of 16-1 multiplexer
Abstract: TTRN0110G TTRN0112G GR-1377-CORE
Contextual Info: Product Brief May 2001 TTRN0112G 12.5 Gbits/s Clock Synthesizer, 16:1 Data Multiplexer Features • ■ ■ ■ ■ ■ ■ Supports OC-192/STM-64 standard and multiple FEC rates and 10GE data rates. Allows for two separate frequency ranges of operation:
|
Original
|
ttrn0112goc-192/stm-64pb01-126hsplcircuit diagram of 16-1 multiplexer+2ttrn0110ggr-1377-core
|
PDF
|
GR-253
Abstract: TRCV0110G TRCV0110G2 agere 300-pin APDS
Contextual Info: Data Sheet June 17, 2002 TRCV0110G2 10 Gbits/s Limiting Amplifier Clock Recovery, 1:16 Data Demultiplexer Features • Integrated limiting amplifier with 10 mV sensitivity at 1e-10 bit error rate BER ■ Integrated clock recovery and 1:16 data demultiplexer (deMUX)
|
Original
|
trcv0110g21e-10oc-192/stm-64177-ball+5ds02-279hsplgr-253trcv0110gagere 300-pinapds
|
PDF
|
design a 4-bit arithmetic logic unit using xilinx
Abstract: OC192 ORLI10G TRCV0110G TTRN0110G 4-bit GTL to LVTTL transceiver
Contextual Info: Preliminary Product Brief November 2000 ORCA ORLI10G 10 Gbits/s Line Interface FPSC Introduction Lucent Technologies Microelectronics Group has developed a new ORCA Series 4 based FPSC which combines a high-speed line interface with a flexible FPGA logic core. Built on the Series 4 reconfigurable
|
Original
|
orli10g16-bitpb01-021ncipdesign a 4-bit arithmetic logic unit using xilinx+4oc192trcv0110gttrn0110g4-bit gtl to lvttl transceiver
|
PDF
|
|
|
TRCV0111G
Abstract: GR-253
Contextual Info: Data Sheet September 17, 2002 TRCV0111G 10 Gbits/s Limiting Amplifier Clock Recovery, 1:16 Data Demultiplexer Features • ■ ■ Integrated limiting amplifier with 7.5 mV sensitivity at 1e-10 bit error rate BER Integrated clock recovery and 1:16 data demultiplexer (deMUX)
|
Original
|
trcv0111g1e-10oc-192/stm-64177-ball+2ds02-071hsplgr-253
|
PDF
|
BL Super p5 sanyo denki
Abstract: BL SUPER P5 PLC Communication cables pin diagram Sanyo Denki Sanyo Denki encoder ap13.6 diode DIODE MOTOROLA B34 l31c sanyo denki stepping tunnel diode General Electric ma 1.5 pfd
Contextual Info: Data Sheet October 2001 ORCA ORLI10G Quad 2.5 Gbits/s 10 Gbits/s, and 12.5 Gbits/s Line Interface FPSC Introduction Agere Systems Inc. has developed a new ORCA Series 4 based FPSC which combines a high-speed line interface with a flexible FPGA logic core. Built on
|
Original
|
orli10goif-sfi4-0116-bitds01-277ncip+11ds01-269ncipbl super p5 sanyo denkibl super p5plc communication cables pin diagramsanyo denkisanyo denki encoderap13.6 diodediode motorola b34l31csanyo denki steppingtunnel diode general electric ma 1.5 pfd
|
PDF
|
Sanyo Denki encoder
Abstract: ORLI10G TRCV0110G TTRN0110G STM-16 chips 25LVD L30A
Contextual Info: Preliminary Data Sheet March 2001 ORCA ORLI10G Field-Programmable System Chip 10 Gbits/s Transmit and Receive Line Interface Introduction Agere Systems Inc has developed a new ORCA Series 4 based FPSC, which combines a high-speed line interface with a flexible FPGA logic core. Built on the Series
|
Original
|
orli10g16-bitds01-073ncipds00-406fpga+6sanyo denki encodertrcv0110gttrn0110gstm-16 chips25lvdl30a
|
PDF
|