TRS15NS Search Results

DN74LS112

Abstract: MA161
Contextual Info: LS T T L DN74LS Series DN74LS112 DN74LS112 107^ Dual J-K Negative Edge-Triggered Flip-F lops with S et and Reset I Description P -2 DN74LS112 contains two negative-edge triggered J-K flip­ flop circuits, each with independent clock-CP, J, K , and direct-coupled set and reset input terminals.

Contextual Info: LS TTL DN74LS Series DN74LS290 Decade Counters DN74LS290 N>74tSi^O • Description DN74LS290 is an asynchronous decade counter w ith a directcoupled reset input and nine direct-coupled set inputs. P-1 ■ Features • Direct-coupled reset input • Nine direct-coupled set inputs

Contextual Info: LS TTL DN74LS Series DN74LS290 DN74LS290 Decade Counters • Description P-1 D N 7 4 L S 2 9 0 is an asynchronous decade counter w ith a directcoupled reset input and nine direct-coupled set inputs. ■ Features • D irect-coupled reset input • Nine direct-coupled set inputs