TIME DELAY CHIP Search Results
TIME DELAY CHIP Result Highlights (5)
| Part | ECAD Model | Manufacturer | Description | Download | Buy |
|---|---|---|---|---|---|
| AM27S25DM |
|
AM27S25 - OTP ROM |
|
||
| 27S185ADM/B |
|
27S185A - OTP ROM, 2KX4 |
|
||
| 27S185ALM/B |
|
27S185A - OTP ROM, 2KX4 |
|
||
| 9513ADC |
|
9513A - Rochester Manufactured 9513, System Timing Controller |
|
||
| 9513ADC-SPECIAL |
|
9513A - Rochester Manufactured 9513, System Timing Controller |
|
TIME DELAY CHIP Datasheets Context Search
| Catalog Datasheet | Type | Document Tags | |
|---|---|---|---|
3216TD
Abstract: IEC-286-3 3216TD10 3216TD10-R
|
Original |
3216TD E19180 MIL-STD-202, ANSI/J-STD-002C, TR/3216TD1-R) BU-SB10214 IEC-286-3 3216TD10 3216TD10-R | |
41256 dram
Abstract: 4164 dram 41256 AUDIO DELAY CIRCUIT DIAGRAM PCB digital echo sound dram 4164 HT8955 HT8955A Echo Processor IC delay PCB echo sound
|
Original |
HT8955A 10-bit 24-pin 25kHz HT8955A 256Kb 50kHz) 41256 dram 4164 dram 41256 AUDIO DELAY CIRCUIT DIAGRAM PCB digital echo sound dram 4164 HT8955 Echo Processor IC delay PCB echo sound | |
ed27 diodeContextual Info: Time-Delay and Integration TDI Image Sensor (128 x 1024 element) with Small, High Performance Pixels R.H. Dyck, Y.S. Abedini, J.s. Kim, K.K. Shah Fairchild Weston Systems Incorporated, CCD Imaging Division TIME-DELAY AND INTEGRATION (TDI) This high value is attributed to the good charge transfer efficiency |
OCR Scan |
34-pin ed27 diode | |
PI250Contextual Info: Photo IC for laser beam synchronous detection S10456 Stable timing output with small variations in propagation delay time The S10456 photo IC uses a dual-element Si PIN photodiode and compares the two signals to obtain a highly stable output. The S10456 shows small variations in the propagation delay time even when laser power fluctuates, so that stable |
Original |
S10456 KPIC1070E03 PI250 | |
Bt605
Abstract: SY605 SY605JC
|
Original |
125MHz SY605 125MHz, 4ns/255 SY605JC J28-1 SY605JCTR Bt605 SY605JC | |
ESD Pushbutton data sheet
Abstract: Portable tv Circuit Diagram schematics SMR100 SMR100S JEDEC20
|
Original |
SMR100 SMR100 ESD Pushbutton data sheet Portable tv Circuit Diagram schematics SMR100S JEDEC20 | |
TacensContextual Info: S O N C X L 5 0 0 2 P/M Y CMOS-CCD 1 / 2 H Delay Line for NTSC Description Package Outline C XL5002P//CXL5002M are general purpose CCD delay line ICs which provide 1 /2 H delay time of CXL5002P 8 pin DIP NTSC. Unit : mm 9.4 Features • Lo w power dissipation 70mW Typ. |
OCR Scan |
XL5002P// CXL5002M CXL5002P 180IRE 28Vp-p, 150mVp-p DSP-8P-01 Tacens | |
|
Contextual Info: * SYNERGY SEMICONDUCTOR 125 MHz WRITE PROGRAMMABLE TIMING EDGE VERNIER FEATURES SY605 DESCRIPTION True 125MHz retrigger rate Synergy's SY605 is an ECL-compatible tinning vernier delay generator whose time delay is programmed via an 8bit code which is loaded via an independent "WRITE" input. |
OCR Scan |
SY605 125MHz SY605 125MHz, 4ns/255 | |
|
Contextual Info: * SYNERGY SEMICONDUCTOR 125 MHz WRITE PROGRAMMABLE TIMING EDGE VERNIER FEATURES SY605 DESCRIPTION True 125MHz retrigger rate Synergy's SY605 is an ECL-compatible tinning vernier delay generator whose time delay is programmed via an 8bit code which is loaded via an independent "WRITE" input. |
OCR Scan |
SY605 125MHz SY605 125MHz, 4ns/255 | |
|
Contextual Info: 19-0094; Rev. 3; 5/93 M icroprocessor Supervisory C ircuits + 2 %. _ F e a tu re s ♦ 200ms Power OK/Reset Time Delay ♦ 1|iA Standby Current, 35 iA Operating Current ♦ On-Board Gating of Chip-Enabie Signals, 10ns Max Delay ♦ MaxCap or SuperCap® Compatible |
OCR Scan |
200ms MAX800L/M) 16-Pin MAX691ACPE MAX691ACSE MAX691ACWE MAX800LESE MAX800MCPE MAX800MCSE MAX800MEPE | |
Signetics NE555 Application note
Abstract: NE555 NE555 astable NE555 timer NE555 signetics NE555M replacement to ne555 of monostable timer NE555 ne555 example circuits pin configuration of ne555
|
Original |
NE555) NE555 NE555M) NE555 NE555M Signetics NE555 Application note NE555 astable NE555 timer NE555 signetics NE555M replacement to ne555 of monostable timer NE555 ne555 example circuits pin configuration of ne555 | |
MAX9693
Abstract: MAX9691 MAX9691EPA MAX9691ESA MAX9691EUA MAX9692 ECL-logic
|
Original |
100ps 150ps MAX9691EUA MAX9691ESA MAX9691EPA MAX9691 MAX9692 MAX9693 MAX9691/MAX9692/MAX9693 MAX9693 MAX9691 MAX9691EPA MAX9691ESA MAX9691EUA MAX9692 ECL-logic | |
7555
Abstract: 7555 monostable mode ASTABLE TIMER 7555 LA 7555 H 7555 HI-7555 7555 timer astable multivibrator 7555c 7555 cmos timer CMOS 7555
|
OCR Scan |
HI-7555/HI-C555 HI-7555 HI-C555 SE555/NE555 HI-7555 /HI-C555 HI-7555/HI-C555 222-HOLT 7555 7555 monostable mode ASTABLE TIMER 7555 LA 7555 H 7555 7555 timer astable multivibrator 7555c 7555 cmos timer CMOS 7555 | |
NIS5102
Abstract: NIS5102QP1HT1 NIS5102QP1HT1G NIS5102QP2HT1 NIS5102QP2HT1G
|
Original |
NIS5102 NIS5102 NIS5102/D NIS5102QP1HT1 NIS5102QP1HT1G NIS5102QP2HT1 NIS5102QP2HT1G | |
|
|
|||
Signetics NE555 Application note
Abstract: NE555 420 NE555 signetics NE555 timer NE555 astable NE555M replacement to ne555 NE555 applications and pins configurations ne555 example circuits Ne555 8 pin
|
Original |
NE555) NE555 NE555 NE555M Signetics NE555 Application note NE555 420 NE555 signetics NE555 timer NE555 astable NE555M replacement to ne555 NE555 applications and pins configurations ne555 example circuits Ne555 8 pin | |
HYB39S128800CT-7
Abstract: S-320-24
|
Original |
168-pin 128MB, 256MB PC133 SM12808ALDT-7 SM12809ALDT-7 HYB39S128800CT-7 S-320-24 | |
xnor cmos
Abstract: DS1012Z DS1012 DS1012M 1040d1
|
Original |
DS1012 DS1012M DS1012Z DS1012 xnor cmos 1040d1 | |
|
Contextual Info: 19-2790; Rev 3; 7/10 155Mbps to 2.5Gbps Burst-Mode Laser Driver ♦ ♦ ♦ ♦ ♦ Multirate Operation from 155Mbps to 2.5Gbps Burst Enable/Disable Delay <2ns Burst On-Time of 576ns to Infinity Infinite Bias-Current Hold Time Between Bursts DC-Coupled Operation with Single +3.3V Power |
Original |
155Mbps MAX3656 MAX3656 | |
smd fuse p
Abstract: smd fuse m smd fuses fuse 12a smd 3216TD 3216FF backlight fuse
|
Original |
3216TD 3216FF smd fuse p smd fuse m smd fuses fuse 12a smd backlight fuse | |
|
Contextual Info: TIMING DIAGRAMS r Parameter <1 min ao .c s .d a c k .ld c r typ max units ns 90 ns ns Set Up to RD Low x2 RD Width *3 AO.CS.DACK.LDCR Hold from RD High u Data Access Time from RD Low 90 ns «5 Data to Float Delay from RD High .65 ns *6 IRQ Reset Delay from RD High |
OCR Scan |
150ns) | |
SDAS022CContextual Info: SN54ALS804A, SN54AS804B, SN74ALS804A, SN74AS804B HEX 2-INPUT NAND DRIVERS SDAS022C - DECEMBER 1982 - REVISED JANUARY 1995 High Capacitive-Drive Capability ALS804A Has Typical Delay Time of 4 ns SN54ALS804A, SN54AS804B . . . J PACKAGE SN74ALS804A, SN74AS804B . . . DW OR N PACKAGE |
OCR Scan |
SN54ALS804A, SN54AS804B, SN74ALS804A, SN74AS804B SDAS022C ALS804A AS804B 300-mil SN54ALS804A SN54AS804B | |
D3323
Abstract: 22v10z 30INT transistor k 525
|
OCR Scan |
TICPAL22V10Z-25C, TICPAL22V10Z-30I SRPS007C D3323. 24-Pin 752S6 D3323 22v10z 30INT transistor k 525 | |
|
Contextual Info: SN54ALS832A, SN54AS832B, SN74ALS832A, SN74AS832B HEX 2-INPUT OR DRIVERS SDAS017C - DECEMBER 1982 - REVISED JANUARY 1995 High Capacltlve-Drlve Capability 'ALS832A Has Typical Delay Time of 4.8 ns SN54ALS832A, SN54AS832B. . . J PACKAGE SN74ALS832A, SN74AS832B . . . DW OR N PACKAGE |
OCR Scan |
SN54ALS832A, SN54AS832B, SN74ALS832A, SN74AS832B SDAS017C ALS832A AS832B 300-mll SN54ALS832A SN54AS832B | |
MO-220
Abstract: X24C16 X80120Q20I X80121Q20I
|
Original |
X80120/X80121 MO-220 X24C16 X80120Q20I X80121Q20I | |