TDD13A1 Search Results
TDD13A1 Datasheets Context Search
| Catalog Datasheet | Type | Document Tags | |
|---|---|---|---|
|
Contextual Info: * SY10L494-10 SY100L494-10 SY101L494-10 LOW-POWER 16K x 4 ECL RAM SYNERGY SEMICONDUCTOR FEATURES • ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ DESCRIPTION Address access time, tAA: 10ns max. Chip s e le c t a c c e s s tim e , tAc: 3ns m ax. Write recovery times under 5ns |
OCR Scan |
sy10l494-10sy100l494-10sy101l494-10-220ma+5 | |
|
Contextual Info: * PRELIMINARY SY67672 ATM UTP TRANSCEIVER SYNERGY SEMICONDUCTOR FEATURES DESCRIPTION • Adaptive Equalizer with Line Compensation Loop Control ■ Complies with ATM Forum STS-3 Twisted Pair Specifications ■ Transmitter output disable option for quiet line |
OCR Scan |
sy6767232-pinml6672130ft+2 | |
|
Contextual Info: * 6-BIT 2:1 MUX-REGISTER SYNERGY SY10E167 SY100E167 SEMICONDUCTOR DESCRIPTION FEATURES • 1000MHz min. operating frequency ■ Extended 100E Vee range of -4.2V to -5.5V ■ 800ps max. clock to output ■ ■ ■ ■ Single-ended outputs Asynchronous Master Reset |
OCR Scan |
sy10e167sy100e1671000mhz800ps+6 | |
|
Contextual Info: « SYNERGY SINGLE SUPPLY PECL-TTL 1:9 CLOCK DRIVER SEMICONDUCTOR FEATURES Clockworks PRELIMINARY SY10/100H641 DESCRIPTION • PECL-TTL version of popular ECLinPS E111 ■ Guaranteed low skew specification ■ Latch ■ Differential internal design ■ V bb output for single-ended operation |
OCR Scan |
sy10/100h64110hxxxmc10h641/100h641sy10h641+5 | |
PA800Contextual Info: * ENHANCED HP PA-8000 CLOCK SOURCE SYNERGY SEMICONDUCTOR DESCRIPTION FEATURES • 5V core supply +2V, -3 V supplies for HECL outputs ■ HECL level outputs on clocks and Runway Sync ■ PECL level input on reference input ■ 120/160,120/180,120/200 & 120/240MHZ RCLK/PCLK |
OCR Scan |
pa-8000sy89800120/240mhz60mhz+3 | |
E137
Abstract: SY100E137 SY10E137 SY10E137JC 100E137
|
OCR Scan |
sy10e137syiooei37sy10e137jcj28-1+6 | |
|
Contextual Info: * SYNERGY ULTRA-HIGH-SPEED 64-WORD x 18-BIT FIFO SEMICONDUCTOR PRELIMINARY SY69167 SY69267 DESCRIPTION FEATURES • System clock speeds to 200MHz ■ User-selectable bandwidth — one read or one write operation each clock cycle ■ Selectable O VERFLOW and UNDERFLOW Interrupts |
OCR Scan |
64-word18-bitsy69167sy69267+1 |