Part Number
    Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers
    Manufacturer Search

    T74LS Search Results

    T74LS Datasheets (500)

    Select Manufacturer
    Part ECAD Model Manufacturer Description Datasheet Type PDF PDF Size Page count
    T74LS00B1
    		SGS-Thomson Quad 2-Input NAND Gate Original PDF 146.92KB 3
    T74LS00C1
    		SGS-Thomson Quad 2-Input NAND Gate Original PDF 146.92KB 3
    T74LS00D1
    		SGS-Thomson Quad 2-Input NAND Gate Original PDF 146.92KB 3
    T74LS00M1
    		SGS-Thomson Quad 2-Input NAND Gate Original PDF 146.92KB 3
    T74LS01B1
    		SGS-Thomson Quad 2-Input NAND Gate Original PDF 139.71KB 3
    T74LS01C1
    		SGS-Thomson Quad 2-Input NAND Gate Original PDF 139.71KB 3
    T74LS01D1
    		SGS-Thomson Quad 2-Input NAND Gate Original PDF 139.71KB 3
    T74LS01M1
    		SGS-Thomson Quad 2-Input NAND Gate Original PDF 139.71KB 3
    T74LS02B1
    		SGS-Thomson Quad 2-Input NOR Gate Original PDF 143.7KB 3
    T74LS02C1
    		SGS-Thomson Quad 2-Input NOR Gate Original PDF 143.7KB 3
    T74LS02D1
    		SGS-Thomson Quad 2-Input NOR Gate Original PDF 143.7KB 3
    T74LS02M1
    		SGS-Thomson Quad 2-Input NOR Gate Original PDF 143.7KB 3
    T74LS03B1
    		SGS-Thomson Quad 2-Input NAND Gate Original PDF 87.27KB 3
    T74LS03C1
    		SGS-Thomson Quad 2-Input NAND Gate Original PDF 87.27KB 3
    T74LS03D1
    		SGS-Thomson Quad 2-Input NAND Gate Original PDF 87.27KB 3
    T74LS03M1
    		SGS-Thomson Quad 2-Input NAND Gate Original PDF 87.27KB 3
    T74LS04B1
    		STMicroelectronics V(cc): -0.5 to +7.0V V(in): -0.5 to 15V V(out): -0.5 to 10V hex inverter Scan PDF 121.79KB 3
    T74LS04C1
    		STMicroelectronics V(cc): -0.5 to +7.0V V(in): -0.5 to 15V V(out): -0.5 to 10V hex inverter Scan PDF 121.79KB 3
    T74LS04D1
    		STMicroelectronics V(cc): -0.5 to +7.0V V(in): -0.5 to 15V V(out): -0.5 to 10V hex inverter Scan PDF 121.79KB 3
    T74LS04M1
    		STMicroelectronics V(cc): -0.5 to +7.0V V(in): -0.5 to 15V V(out): -0.5 to 10V hex inverter Scan PDF 121.79KB 3
    ...
    SF Impression Pixel

    T74LS Price and Stock

    Select Manufacturer

    SGS Thomson T74LS138B1

    Decoder/Demultiplexer Single 3-to-8 16-Pin PDIP
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Onlinecomponents.com T74LS138B1 15
    • 1 $17.18
    • 10 $17.18
    • 100 $5.23
    • 1000 $5.23
    • 10000 $5.23
    		Buy Now

    SGS‑Thomson Microelectronics T74LS32M1

    QUAD 2-INPUT OR GATE
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Bristol Electronics T74LS32M1 1,646
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    		Get Quote

    SGS‑Thomson Microelectronics T74LS74AB1

    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Bristol Electronics T74LS74AB1 200
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    		Get Quote

    Signetics T74LS04B1

    Inverter 6-Element 14-Pin PDIP
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Bristol Electronics T74LS04B1 188
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    		Get Quote

    STMicroelectronics T74LS113AB1

    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Bristol Electronics T74LS113AB1 150
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    		Get Quote
    Find more T74LS price and stock on Findchips.com

    T74LS Datasheets Context Search

    Catalog Datasheet Type Document Tags PDF

    T74LSxx

    Contextual Info: SS T54LS395/ 395A Ü 4tS39S/395A 4-BIT SHIFT REGISTER WITH 3-STATE OUTPUTS DESCRIPTION The T54LS395/395A/T74LS395/395A are 4-Bit Re­ gisters with 3-state outputs and can operate in ei­ ther a synchronous parallel load or a serial shift-right mode, as determined by the Select in­


    OCR Scan     		t54ls395/395a4ts39s/395at54ls395/395a/t74ls395/395at54lsxxx+2t74lsxxxt74lsxx PDF

    PC017

    Abstract: T74LS01B1 T54LS01D2 T74LS01 A23Y
    Contextual Info: as QUAD 2-INPUT NAND GATE DESCRIPTION The T54LS01 /T74LS01 is a high speed QUAD 2-INPUT NAND GATE with open collector output fabricated in LOW POWER SCHOTTKY tech­ nology. B1 Plastic Package D1/D2 Ceramic Package M1 C1 Micro Package Plastic Chip Carrier


    OCR Scan     		t54ls01/t74ls01t74ls01pc-0171+4pc017t74ls01b1t54ls01d2a23y PDF

    IR2E16

    Abstract: LS125 16CIF truth table NOT gate 74 ls126 HC 125A
    Contextual Info: LS125/125A - QUAD 3-STATE BUFFER LOW ENABLE LS126/126A - QUAD 3-STATE BUFFER (HIGH ENABLE) DESCRIPTION The T54LS/T74LS125/125A/126/126A are high speed QUAD 3-STATE BUFFERS WITH ACTIVE HIGH ENABLES fabricated in LOW POWER SCHOTTKY tecnology. B1 Plastic Package


    OCR Scan     		ls125/125als126/126at54ls/t74ls125/125a/126/126at54lsxxxx+7t74lsxxxxir2e16ls12516ciftruth table not gate 74ls126hc 125a PDF

    T74LS273B1

    Abstract: LS273 T54LS273D2 T74LS273C1 LHAD
    Contextual Info: T54LS273 T74LS273 S S 8-BIT REGISTER WITH CLEAR DESCRIPTION The T54LS273/T74LS273 is a high speed 8-Bit Re­ gister. The register consists of eight D-Type Flipflops with a Common Clock and an asynchronous active LOW Master Reset. This device is supplied in a 20-pin package featuring 0.3 inch lead spacing.


    OCR Scan     		t54ls273t74ls273t54ls273/t74ls27320-pin+5t74ls273b1ls273t54ls273d2t74ls273c1lhad PDF

    "Parity Checker generator odd-even

    Abstract: LS180 LS280 T54LS280D2
    Contextual Info: T54LS280 T74LS280 9-BIT ODD/EVEN PARITY GENERATORS/CHECKERS DESCRIPTION The T54LS280/T74LS280 is a universal 9-Bit OddEven Parity Generator/Checker. It is composed of odd/even outputs to facilitate either odd or even parity. By cascading, the word length can be easi­


    OCR Scan     		t54ls280t74ls280t54ls280/t74ls280ls280+3ls180parity checker generator odd-event54ls280d2 PDF

    25c512

    Abstract: LS378 T54LS378D2
    Contextual Info: HEX PARALLEL D REGISTER WITH ENABLE DESCRIPTION The T54LS378/T74LS378 is an 6-Bit Register with a buffered common enable. This device is similar to the T54LS174/T74LS174, but with common Ena­ ble rather than common Master Reset. 16 16 K V t 1 1 B1 P lastic P ackage


    OCR Scan     		t54ls378/t74ls378t54ls174/t74ls174t54ls378t74ls378+325c512ls378t54ls378d2 PDF

    T74LS40B1

    Abstract: T54LS40D2 T74LS40
    Contextual Info: DUAL 4-INPUT NAND BUFFER DESCRIPTION The T54LS40/T74LS40 is a high speed DUAL 4-INPUT NAND BUFFER fabricated in LOW PO­ WER SCHOTTKY technology. B1 Plastic Package i D1/D2 Ceramic Package M1 Micro Package Cl Plastic Chip Carrier ORDERING NUMBERS: T54LS40 D2


    OCR Scan     		t54ls40/t74ls40t54ls40t74ls40t74ls40b1+1t54ls40d2 PDF

    T74LS164B1

    Abstract: T74LS164 LS164 T54LS164D2 8 indipendent diode circuit aag2
    Contextual Info: SERIAL-IN PARALLEL-OUT SHIFT REGISTER DESCRIPTION The T54LS164/T74LS164 is a 8-Bit Serial-ln Parallel-Out Shift Register. Serial data is entered through a 2-Input AND gate synchronous with the LOW to HIGH transition of the clock. The device features an asynchronous Master Reset which


    OCR Scan     		t54ls164/t74ls164t54ls164t74ls164t74ls164b1+4ls164t54ls164d28 indipendent diode circuitaag2 PDF

    LS398

    Contextual Info: as QUAD 2-PORT REGISTER D E S C R IP T IO N The T54LS/T74LS398/399 are Quad 2-Port Regi­ sters. They are the logical equivalent of a quad 2-input multiplexer followed by a 4-bit edgetriggered register. Selection between two 4-bit in­ put ports data soutces . The selected data is tran­


    OCR Scan     		t54ls/t74ls398/399t54ls/t74ls398t54ls/t74ls399t54lsxxx+2t74lsxxxls398 PDF

    T54LS183D2

    Abstract: wallace-tree
    Contextual Info: DUAL CARRY-SAVE FULL ADDER DESCRIPTION The T54LS183/T74LS183 is a Dual Adder charac­ terising high-speed, high-fan-out Darlington out­ puts, all inputs are diode clamped for system design simplification. A separate carry output for each bit is designed to be used in multiple intput,


    OCR Scan     		t54ls183/t74ls183t54ls183t74ls183t54ls183d2+1wallace-tree PDF

    pc014

    Abstract: LS258
    Contextual Info: a s QUAD 2-INPUT MULTIPLEXER WITH 3-STATE OUTPUTS DESCRIPTION The LSTTL/MSI T54LS258/258A, T74LS258/258A s a Quad 2-Input Multiplexer with 3-state outputs. Four bits of data from two sources can be selec­ ted using a Common Data Select input. The four outputs present the selected data in the comple­


    OCR Scan     		t54ls258/258at74ls258/258at54lsxxxepc014+1ls258 PDF

    T74LS75B1

    Abstract: T54LS75D2
    Contextual Info: I PRELIMINARY DATA 4-BIT D LATCH DESCRIPTION The T54LS/T74LS75 is a 4-bit D latch; it is applied as temporary storage for binary information bet­ ween processing units and input/output or indica­ tor units. When the Enable is HIGH, the information present at a data D input shifts to the Q output,


    OCR Scan     		t54ls/t74ls75t54ls75t74ls75t74ls75b1+1t54ls75d2 PDF

    truth table NOT gate 74

    Abstract: T54LS78AD2
    Contextual Info: PRELIMINARY DATA DUAL JK FLIP-FLOP DESCRIPTION The T54LS78A/T74LS78A is a dual JK flip-flop with indivudual J, K, Direct Set, Clock Pulse and Com­ mon Direct Clear Inputs. It is designed so that when the clock is HIGH, the inputs are enabled and da­ ta is accepted. The Logic level of the J and K may


    OCR Scan     		t54ls78a/t74ls78at54ls78at74ls78atruth table not gate 74+1t54ls78ad2 PDF

    T54LS386D2

    Contextual Info: I PRELIMINARY DATA QUAD 2-INPUT EXCLUSIVE-OR GATE DESCRIPTION The T54LS386/T74LS386 is a high speed QUAD 2-INPUT EXCLUSIVE-OR GATE fabricated in LOW POWER SCHOTTKY technology. 1 1 B1 Plastic Package D1/D2 Ceramic Package M1 Micro Package C1 Plastic Chip Carrier


    OCR Scan     		t54ls386/t74ls386t54ls386t74ls386s-7975+1t54ls386d2 PDF

    WCL 209

    Abstract: ltzt
    Contextual Info: as DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP DESCRIPTION The T54LS/T74LS114/114A offer common clock and common clear inputs and individual J, K, and set inputs. These monolithic dual flip-flops are de­ signed so that when the clock goes HIGH, the in­ puts are enabled and data will be accepted. The


    OCR Scan     		t54ls/t74ls114/114awcl 209ltzt PDF

    T74LS139B1

    Abstract: T74LS139 demultiplexer truth table T74LS139D1 LS139 T54LS139D2 Truth table of 1 to 16 demultiplexer
    Contextual Info: DUAL 1-0F-4 DECODER DESCRIPTION The T54LS139/T74LS139 is a high speed Dual l-of-4 Decoder/Demultiplexer. This device has two independent decoders, each accepting two inputs and providing four mutually exclusive active LOW outputs. Each decoder has an active LOW Enable


    OCR Scan     		t54ls139/t74ls139ls139t54ls139t74ls139+5t74ls139b1demultiplexer truth tablet74ls139d1t54ls139d2truth table of 1 to 16 demultiplexer PDF

    T74LS194AD1

    Abstract: LS195 LS195A T54LS194AD2 T74LS194A
    Contextual Info: ses » - - . 4-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTER DESCRIPTION The T54LS194A/T74LS194A is a High Speed Bi­ directional Universal Shift Register. As a high speed multifunctional sequential bulding block, it is useful in a wide variety of applications. It may


    OCR Scan     		t54ls194a/t74ls194als194als195t74ls194ad1+3ls195at54ls194ad2t74ls194a PDF

    T54LS256D2

    Abstract: T74LS256B1
    Contextual Info: as DUAL 4-BIT ADDRESSABLE LACTH DESCRIPTION The T54LS256/T74LS256 is a Dual 4-Bit Addres­ sable Latch with common control inputs; these in­ clude two Address inputs Ao, A t , an active LOW Enable input (E) and an active LOW Clear input (C). Each latch has a Data input (D) and four outputs


    OCR Scan     		t54ls256/t74ls256t54ls256d2t74ls256b1 PDF

    T54LS154D2

    Contextual Info: PRELIMINARY DATA 4-LINE-T0-16-LINE DECODERS/DEMULTIPLEXERS DESCRIPTION The T54LS/T74LS154 is a 4-line-to-16-line deco­ der. It provided decoding of four binary-coded in­ puts into one of sixteen mutually exclusive outputs when both the strobe inputs, Ei and E , are in the


    OCR Scan     		4-line-t0-16-linet54ls/t74ls1544-line-to-16-linet54ls154+2t74ls154t54ls154d2 PDF

    T74LS266B1

    Abstract: n70v T54LS266D2 T74LS266
    Contextual Info: ses T§|LjS206 TMS286 QUAD 2-INPUT EXCLUSIVE NOR GATE DESCRIPTION The T54LS266/T74LS266 is a high speed QUAD 2-INPUT EXCLUSIVE NOR GATE with open col­ lector output fabricated in LOW POWER SCHOTTKY technology. 1 1 B1 Plastic Package D1/D2 Ceramic Package


    OCR Scan     		t54ls266t54ls266/t74ls266t74ls266t74ls266b1+2n70vt54ls266d2 PDF

    T74LS42B1

    Abstract: LS42 T54LS42D2 T74LS42
    Contextual Info: T54LS42 T74LS42 S C ONE-OF-TEN DECODER DESCRIPTION The LSTTL/MSI T54LS42/T74LS42 is a Multipur­ pose Decoder designed to accept four BCD inputs and provide ten mutually exclusive outputs. The LS42 is fabricated with the Schottky barrier diode proces for high speed and is completely compati­


    OCR Scan     		t54ls42t74ls42t54ls42/t74ls42sc-0007+3t74ls42b1ls42t54ls42d2 PDF

    T74LS37B1

    Abstract: T54LS37D2 T74LS37
    Contextual Info: SK m\ QUAD 2-INPUT NAND BUFFER DESCRIPTION The T54LS37/T74LS37 is a high speed QUAD 2-INPUT NAND BUFFER fabricated in LOW PO­ W ER SCH OTTKY technology. 1 1 B1 P lastic P ackage D 1/D 2 C eram ic P ackage M1 M icro P ackage C1 P lastic C hip C arrier O R D ERING N UM B ER S:


    OCR Scan     		t54ls37/t74ls37t54ls37t74ls37twls37+2t74ls37b1t54ls37d2 PDF

    LS221

    Abstract: LS123 T54LS221D2
    Contextual Info: 35 PRELIMINARY DATA DUAL MONOSTABLE MULTIVIBRATORS WITH SCHMITT-TRIGGER INPUTS DESCRIPTION The T54LS/T74LS221 shows multivibrators featu­ ring a negative-transition-triggered input and a positive-transition-triggered input; both of them can be used as an inhibit input. Pulse triggering comes


    OCR Scan     		t54ls/t74ls221ls221ls123t54ls221d2 PDF

    T74LS74

    Abstract: T54LS74AD2
    Contextual Info: DUAL D-TYPE POSITIVE EDGETRIGGERED FLIP-FLOP DESCRIPTION The T54LS/T74LS74A dual edge-triggered flip-flop utilizes Schottky TTL circuitry to produce high speed D-type flip-flops. Each flip-flop has individual clear_and set inputs, and also complementary Q


    OCR Scan     		t54ls/t74ls74at74ls74t54ls74ad2 PDF