T54LS10 Search Results

T74LS10B1

Contextual Info: SES Î0 TRIPLE 3-INPUT NAND GATE DESCRIPTION The T54LS10/T74LS10 is a high speed TRIPLE 3-INPUT NAND GATE fabricated in LOW POWER SCHOTTKY technology. 1 B1 Plastic Package D1/D2 Ceramic Package M1 Micro Package C1 Plastic Chip Carrier ORDERING NUMBERS: T54LS10 D2

T54LS107AD2

Contextual Info: PRELIMINARY DATA DUAL JK FLIP-FLOP DESCRIPTION The T54LS107A/T74LS107A is a Dual JK flip-flop with individual J, K, clock pulse and direct Reset inputs. The HIGH-to-LOW transition of the clock ini­ tiates output changes. A LOW signal on CD input overrides the other inputs and makes the Q out­

165-V4

Abstract: 185ra
Contextual Info: S G S-THOHSON D7E D I 7 ^ 2 3 7 0Qlt,020 S C 16148 D r-4&~ J 7-¿>7 LOW POWER SGHOTTKY T54LS107A T74LS107A INTEGRATED • CIRCUITS PRELIMINARY DATA DUAL JK FLIP-FLOP DESCRIPTION The T54LS107A/T74LS107A is a Dual JK flip-flop with individual J, K, clock pulse and direct Reset

T74LS10B1

Abstract: T54LS10D2 T74LS10
Contextual Info: TRIPLE 3-INPUT NAND GATE Î0 DESCRIPTION The T54LS10/T74LS10 is a high speed TRIPLE 3-INPUT NAND GATE fabricated in LOW POWER SCH OTTKY technology. B1 Plastic Package D1/D2 Ceramic Package M1 Micro Package C1 Plastic Chip Carrier ORDERING NUMBERS: T54LS10 D2

connecting diagram for ic 74 08

Abstract: H2635
Contextual Info: DUAL JK POSITIVE EDGE-TRIGGERED FLIP-FLOP DESCRIPTION The T54LS/T74LS109-109A consist of two high sjjeed completely independent transition clocked JK flip-flops. The clocking operation is independent of rise and fall times of the clock waveform. The JK design allows operatioji as a D flip-flop by simply

Contextual Info: as DUAL JK POSITIVE EDGE-TRIGGERED FLIP-FLOP DESCRIPTION The T54LS/T74LS109-109A consist of two high sg>eed completely independent transition clocked JK flip-flops. The clocking operation is independent of rise and fall times of the clock waveform. The JK

T0606

Contextual Info: S G S-THOHSÔN D7E D | 7 ^ 2 3 7 Mlfc.053 0 | LOW POWER SCHOTTKY INTEGRATED CIRCUITS '* - i 16151 D 7 ~ -V < £ -^ 7 -a 7 DUAL JK POSITIVE EDGE-TRIGGERED FLIP-FLOP DESCRIPTION The T54LS/T74LS109-109A consist of two high s£eed completely independent transition clocked