SRL16-based
Abstract: "Single-Port RAM"
Contextual Info: Distributed Memory V3.0 November 3, 2000 Product Specification Features • Xilinx Inc. 2100 Logic Drive San Jose, CA 95124 Phone: +1 408-559-7778 Fax: +1 408-559-7114 URL: www.xilinx.com/ipcenter Support: support.xilinx.com • • • • • • Drop-in module for Virtex, Virtex-E, Spartan−ΙΙ and
|
Original
|
srl16basedsrl16-basedsingle-port ram |
PDF
|
verilog code 8 bit LFSR in descrambler
Abstract: verilog code 8 bit LFSR in scrambler XAPP288 vhdl code for 4 bit barrel shifter SDI descrambler SDI scrambler verilog code of 4 bit comparator vhdl code 4 bit LFSR barrel shifter using verilog parallel scrambler 24 bit lfsr
Contextual Info: Application Note: MicroBlaze and Multimedia Development Board Serial Digital Interface SDI Video Decoder R XAPP288 (1.0) October 19, 2001 Summary Author: John F. Snow The ANSI/SMPTE 259M-1997 standard specifies a serial digital interface (SDI) for digital video
|
Original
|
xapp288259m-1997525-line625-line+11xapp298xapp299verilog code 8 bit lfsr in descramblerverilog code 8 bit lfsr in scramblervhdl code for 4 bit barrel shiftersdi descramblersdi scramblerverilog code of 4 bit comparatorvhdl code 4 bit lfsrbarrel shifter using verilogparallel scrambler 24 bit lfsr
|
PDF
|
SRL16-based
Abstract: DS230 16x32 character
Contextual Info: Distributed Memory v6.0 DS230 v0.1 November 1, 2002 Product Specification Features Functional Description • Drop-in module for Virtex , Virtex-E, Virtex-II, Virtex-II Pro™, Spartan™-II, Spartan-IIE, and Spartan-3 FPGAs • Generates ROMs, single/dual-port RAMs, and
|
Original
|
ds230srl16-based16x32 character |
PDF
|
manual SPARTAN-3 XC3S400 evaluation kit
Abstract: hcl l21 usb power supply circuit diagram verilog code for Modified Booth algorithm vhdl code for lcd of spartan3E UG331 TT 2222 Horizontal Output Transistor pins out dia verilog for 8 point fft using FPGA spartan3 vhdl code for ldpc decoder types of multipliers ge fanuc cpu 331
Contextual Info: Spartan-3 Generation FPGA User Guide Extended Spartan-3A, Spartan-3E, and Spartan-3 FPGA Families UG331 v1.7 August 19, 2010 R R Xilinx is disclosing this user guide, manual, release note, and/or specification (the “Documentation”) to you solely for use in the development
|
Original
|
ug331guides/ug332manual spartan-3 xc3s400 evaluation kithcl l21 usb power supply circuit diagram+7verilog code for modified booth algorithmvhdl code for lcd of spartan3ett 2222 horizontal output transistor pins out diaverilog for 8 point fft using fpga spartan3vhdl code for ldpc decodertypes of multipliersge fanuc cpu 331
|
PDF
|
XC6VLX75T-FF784
Abstract: XC6SLX45t-fgg484 XC3SD3400AFG676 2V112 MULT18X18 XC3SD3400A-FG676 xilinx parallel multiplier IP XC6SLX45T DS255 xc6slx45tfgg484
Contextual Info: LogiCORE IP Multiplier v11.2 DS255 September 16, 2009 Product Specification Introduction The Xilinx LogiCORE IP Multiplier implements high-performance, optimized multipliers. A number of resource and performance trade-off options are available to tailor the core to a particular application.
|
Original
|
ds255xc6vlx75t-ff784xc6slx45t-fgg484xc3sd3400afg676+62v112mult18x18xc3sd3400a-fg676xilinx parallel multiplier ipxc6slx45txc6slx45tfgg484
|
PDF
|
vhdl code for rsa
Abstract: vhdl code for lvds driver 3x3 multiplier USING PARALLEL BINARY ADDER verilog code for An Efficient FPGA Implementation of Binary Coded Decimal Digit Adders and Multipli jesd B100 SelectRAM vhdl code for lvds receiver verilog code for lvds driver CLK180 XC2V2000
Contextual Info: R Chapter 2 Design Considerations 1 Summary This chapter covers the following topics: • Using Global Clock Networks • Using the Digital Clock Manager DCM • Using Block SelectRAM Memory • Using Distributed SelectRAM Memory • Using Shift Register Look-Up Tables
|
Original
|
8b/10bug002vhdl code for rsavhdl code for lvds driver+83x3 multiplier using parallel binary adderverilog code for an efficient fpga implementation of binary coded decimal digit adders and multiplijesd b100selectramvhdl code for lvds receiververilog code for lvds driverclk180xc2v2000
|
PDF
|
vhdl code for lcd of spartan3E
Abstract: verilog code for Modified Booth algorithm vhdl code for rs232 receiver ge fanuc cpu 331 ug331 vhdl ethernet spartan 3a spartan 3e vga ucf barco 16 BIT ALU design with verilog/vhdl code TUTORIALS xilinx FFT
Contextual Info: Spartan-3 Generation FPGA User Guide Extended Spartan-3A, Spartan-3E, and Spartan-3 FPGA Families UG331 v1.5 January 21, 2009 R R Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development
|
Original
|
ug331guides/ug332vhdl code for lcd of spartan3everilog code for modified booth algorithm+7vhdl code for rs232 receiverge fanuc cpu 331vhdl ethernet spartan 3aspartan 3e vga ucfbarco16 bit alu design with verilog/vhdl codetutorials xilinx fft
|
PDF
|
MULT18X18SIOs
Abstract: XC3S1500-FG676 MULT18X18SIO XC3SD3400AFG676 vhdl code for 18x18 SIGNED MULTIPLIER XtremeDSP binary multiplier datasheet xc3sd3400a-fg676 DS255 FG676
Contextual Info: Multiplier v11.0 DS255 April 24, 2009 Product Specification Introduction The Xilinx LogiCORE IP Multiplier implements high-performance, optimized multipliers. A number of resource and performance trade-off options are available to tailor the core to a particular application.
|
Original
|
ds255mult18x18siosxc3s1500-fg676mult18x18sio+6xc3sd3400afg676vhdl code for 18x18 signed multiplierxtremedspbinary multiplier datasheetxc3sd3400a-fg676fg676
|
PDF
|
FIR FILTER implementation on fpga
Contextual Info: Applications FPGAs Create Efficient FIR Filters Using Virtex and Spartan FPGAs The Virtex and Spartan-II Spartan II LUTs, configured as shift registers combined with Xilinx True TM Dual-Port RAM, give you a very compact, flexible, and area-efficient FIR filter design platform.
|
Original
|
//srl16fir filter implementation on fpga |
PDF
|
LCD MODULE optrex 323 1585
Abstract: cy 1602 16x2 LCD Display Module AB38R IBM powerpc 405gp af15 doc hf ne BT 342 project 78200C 240331 RTL 8188 WL245
Contextual Info: Virtex-II Pro Platform FPGA Developer’s Kit March 2002 Release R R The Xilinx logo shown above is a registered trademark of Xilinx, Inc. The shadow X shown above is a trademark of Xilinx, Inc. "Xilinx" and the Xilinx logo are registered trademarks of Xilinx, Inc. Any rights not expressly granted herein are reserved.
|
Original
|
xc2064xc3090xc4005xc5210+10lcd module optrex 323 1585cy 1602 16x2 lcd display moduleab38ribm powerpc 405gpaf15 doc hf nebt 342 project78200c240331rtl 8188wl245
|
PDF
|
on digital code lock using vhdl mini pr
Abstract: XC2V3000-BG728 ternary content addressable memory VHDL XC2V6000-ff1152 TRANSISTOR 841 toshiba smd marking code transistor land pattern BGA 0,50 XC2V3000-FG676 BT 342 project smd marking code mfw
Contextual Info: Virtex-II Platform FPGA User Guide R R The Xilinx logo shown above is a registered trademark of Xilinx, Inc. ASYL, FPGA Architect, FPGA Foundry, NeoCAD, NeoCAD EPIC, NeoCAD PRISM, NeoROUTE, Spartan, Timing Wizard, TRACE, Virtex, XACT, XILINX, XC2064, XC3090, XC4005, XC5210, and XC-DS501 are registered trademarks of Xilinx, Inc.
|
Original
|
xc2064xc3090xc4005xc5210+11xc-ds501on digital code lock using vhdl mini prxc2v3000-bg728ternary content addressable memory vhdlxc2v6000-ff1152transistor 841toshiba smd marking code transistorland pattern bga 0,50xc2v3000-fg676bt 342 projectsmd marking code mfw
|
PDF
|
XAPP569
Abstract: CIC interpolation Filter FIR FILTER implementation xilinx xilinx FPGA implementation of IIR Filter circuit diagram full subtractor implementation us KT 8593 UMTS baseband xilinx FPGA IIR Filter chip-rate spread spectrum interpolation CIC Filter
Contextual Info: Application Note: Spartan-3 FPGA Series Digital Up and Down Converters for the CDMA2000 and UMTS Base Stations R XAPP569 v1.0.1 August 10, 2006 Summary Wireless base station transceiver front-end signal processing often is performed using digital techniques. As bandwidths and IF digital-analog sampling frequencies increase, a large
|
Original
|
cdma2000xapp569cic interpolation filterfir filter implementation xilinx+7xilinx fpga implementation of iir filtercircuit diagram full subtractor implementation uskt 8593umts basebandxilinx fpga iir filterchip-rate spread spectruminterpolation cic filter
|
PDF
|
Ternary CAM
Abstract: ternary content addressable memory XC3S1400A ternary SRL16 SRL16E XC5VLX220
Contextual Info: Content-Addressable Memory v6.1 DS253 September 19, 2008 Product Specification Introduction LogiCORE IP Facts The LogiCORE IP Content-Addressable Memory CAM core is a fully verified memory unit that uses content matching rather than addresses. The core
|
Original
|
ds253ternary camternary content addressable memoryxc3s1400a+4ternarysrl16srl16exc5vlx220
|
PDF
|
UG331
Abstract: CWda04 XAPP256 manual SPARTAN-3 XC3S400 evaluation kit vhdl code for rs232 receiver hcl l21 usb power supply circuit diagram hcl p38 CIRCUIT diagram R80515 XC3SD1800A-FG676 vhdl ethernet spartan 3a
Contextual Info: Spartan-3 Generation FPGA User Guide Extended Spartan-3A, Spartan-3E, and Spartan-3 FPGA Families UG331 v1.6 December 3, 2009 R R Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development
|
Original
|
ug331guides/ug332cwda04xapp256+7manual spartan-3 xc3s400 evaluation kitvhdl code for rs232 receiverhcl l21 usb power supply circuit diagramhcl p38 circuit diagramr80515xc3sd1800a-fg676vhdl ethernet spartan 3a
|
PDF
|
|
|
"Single-Port RAM"
Abstract: spartan 3a distributed memory generator SRL16 DS322
Contextual Info: Distributed Memory Generator v3.3 DS322 April 2, 2007 Product Specification Introduction LogiCORE Facts The Xilinx LogiCORE Distributed Memory Generator core uses Xilinx Synthesis Technology XST to create a variety of distributed memories. Core Specifics
|
Original
|
ds322srl16-basedsingle-port ramspartan 3a+2distributed memory generatorsrl16
|
PDF
|
XILINX/HD-SDI over sd
Abstract: CTXIL103 smpte 424m to itu 656 smpte rp 198 3g hd sdi regenerator reclocker smpte 424m to smpte 274m Block diagram on monochrome tv transmitter 54 mhz crystal oscillator XAPP514 2048x1080
Contextual Info: Audio/Video Connectivity Solutions for Virtex-II Pro and Virtex-4 FPGAs Reference Designs for the Broadcast Industry: Volume 1 XAPP514 v4.0.1 October 15, 2008 R R Xilinx is disclosing this Document and Intellectual Property (hereinafter “the Design”) to you for use in the development of
|
Original
|
xapp514aes3-2003ug073xilinx/hd-sdi over sd+8ctxil103smpte 424m to itu 656smpte rp 1983g hd sdi regenerator reclockersmpte 424m to smpte 274mblock diagram on monochrome tv transmitter54 mhz crystal oscillator2048x1080
|
PDF
|
artix7 schematic
Contextual Info: Distributed Memory Generator v7.1 DS322 April 24, 2012 Product Specification Introduction LogiCORE IP Facts The Xilinx LogiCORE IP Distributed Memory Generator core uses Xilinx Synthesis Technology XST to create a variety of distributed memories. Core Specifics
|
Original
|
ds322zynq-7000srl16-basedartix7 schematic |
PDF
|
SRL16
Abstract: single port RAM
Contextual Info: Distributed Memory V2.0 June 30, 2000 Product Specification Features R • Xilinx Inc. 2100 Logic Drive San Jose, CA 95124 Phone: +1 408-559-7778 Fax: +1 408-559-7114 URL: www.xilinx.com/support/techsup/appinfo www.xilinx.com/ipcenter • • • • • •
|
Original
|
srl16x9075single port ram |
PDF
|
OPB AC97 Sound Controller
Abstract: ML40X jtag code for ml403 ML405 UG082 xilinx ML402 VHDL audio codec Virtex-4 Platform FPGAs TFT AC97 ML402
Contextual Info: ML40x EDK Processor Reference Design User Guide for EDK 8.1 UG082 v5.0 June 30, 2006 R R Xilinx is disclosing this Document and Intellectual Property (hereinafter “the Design”) to you for use in the development of designs to operate on, or interface with Xilinx FPGAs. Except as stated herein, none of the Design may be copied, reproduced, distributed, republished,
|
Original
|
ml40xug082opb ac97 sound controllerjtag code for ml403+6ml405xilinx ml402vhdl audio codecvirtex-4 platform fpgas tftac97ml402
|
PDF
|
Distributed Memory Generator v4.3 DS322
Abstract: SRL16 "Single-Port RAM"
Contextual Info: Distributed Memory Generator v4.3 DS322 December 2, 2009 Product Specification Introduction LogiCORE IP Facts The Xilinx LogiCORE IP Distributed Memory Generator core uses Xilinx Synthesis Technology XST to create a variety of distributed memories. Core Specifics
|
Original
|
ds322srl16-baseddistributed memory generator v4.3 ds322srl16+1single-port ram
|
PDF
|