SPI SLAVE Search Results
SPI SLAVE Result Highlights (5)
| Part | ECAD Model | Manufacturer | Description | Download | Buy |
|---|---|---|---|---|---|
| CD4027BE |
|
CMOS Dual J-K Master-Slave Flip-Flop 16-PDIP -55 to 125 |
|
|
|
| CD4027BF |
|
CMOS Dual J-K Master-Slave Flip-Flop 16-CDIP -55 to 125 |
|
||
| CD4027BMT |
|
CMOS Dual J-K Master-Slave Flip-Flop 16-SOIC -55 to 125 |
|
||
| CD4027BM96E4 |
|
CMOS Dual J-K Master-Slave Flip-Flop 16-SOIC -55 to 125 |
|
|
|
| CD4027BM |
|
CMOS Dual J-K Master-Slave Flip-Flop 16-SOIC -55 to 125 |
|
|
SPI SLAVE Datasheets Context Search
| Catalog Datasheet | Type | Document Tags | |
|---|---|---|---|
software uart SC16IS740
Abstract: UART abstract AN10428 UART-SPI gateway Philips slave bridges SPI to RS232 SC16IS740 UART-SPI Gateway for Philips SPI slave bridges spi slave cable gateway reference design spi In Circuit Serial Programming
|
Original |
AN10428 RS-232 SC16IS740/750/760/752/762 AN10428 software uart SC16IS740 UART abstract UART-SPI gateway Philips slave bridges SPI to RS232 SC16IS740 UART-SPI Gateway for Philips SPI slave bridges spi slave cable gateway reference design spi In Circuit Serial Programming | |
AVR151
Abstract: AVR910 ICE200 STK500
|
Original |
AVR151: 2585B AVR151 AVR910 ICE200 STK500 | |
|
Contextual Info: Active Errata List • • • • During UART Reception, Clearing REN May Generate Unexpected IT SPI Interface - Transmission on Master Mode SPI Interface - SPI SS pin Limitation on Master/Slave SPI - SPI Slave Responding in a Multislave Configuration When Not Selected by the |
Original |
AT83C51IC2/T80C51ID2 | |
spi FIFO
Abstract: IDT88P8344 DSC-6370
|
Original |
IDT88P8344 800MHz BH820-1) 88P8344 spi FIFO IDT88P8344 DSC-6370 | |
spi on parallel port
Abstract: IDT88P8342
|
Original |
IDT88P8342 800MHz BH820-1) 88P8342 6370a spi on parallel port IDT88P8342 | |
AVR319
Abstract: AVR310 atmega128 SPI code example Application Note ATTINY2313
|
Original |
AVR319: ATmega169, ATtiny26 ATtiny2313 582A-AVR-09/04 AVR319 AVR310 atmega128 SPI code example Application Note ATTINY2313 | |
SC18IM700
Abstract: RS-232 to i2c converter sc18is602ipw I2C master controller uart i2c to RS-232 converter LCD 16PIN 4 SC18IS600 SC18IS600IPW SC18IS601 SC18IS602
|
Original |
SC18IS600/601, SC18IS602/603, SC18IM700 SC18IS600/601 SC18IM700 RS-232 to i2c converter sc18is602ipw I2C master controller uart i2c to RS-232 converter LCD 16PIN 4 SC18IS600 SC18IS600IPW SC18IS601 SC18IS602 | |
avr USART multiprocessor
Abstract: C code for ATMEGA8 rs232 AVR303 ATMEGA8 rs232 Atmel ATmega8 MEGA8 SCKT3200A2 avr mega8 AVR306 SPI to RS232
|
Original |
AVR303: RS232 28kHz 6864MHz 557A-AVR-03/05 avr USART multiprocessor C code for ATMEGA8 rs232 AVR303 ATMEGA8 rs232 Atmel ATmega8 MEGA8 SCKT3200A2 avr mega8 AVR306 SPI to RS232 | |
|
Contextual Info: AN128 S OFTWARE SPI E XAMPLES FOR THE C8051F30 X F A M I L Y Introduction be skipped by the crossbar. Figure 1 shows the connections between the SPI master C8051F30x and This application note is a collection of routines that SPI slave devices. can be used to implement a master-mode SPI |
Original |
AN128 C8051F30 C8051F30x) examC8051F30x | |
|
Contextual Info: LogiCORE IP AXI Quad Serial Peripheral Interface AXI Quad SPI v2.00a DS843 December 18, 2012 Product Specification Introduction LogiCORE IP Facts The AXI Quad SPI connects the AXI4 interface to those SPI slave devices that support Standard, Dual or Quad |
Original |
DS843 M68HC11 Zynq-7000 | |
Pm25LDContextual Info: FEATURES 256Kbit Single Operating Voltage Serial Flash Memory With 100 MHz Dual-Output SPI Bus Interface Output SPI Bus Interface Pm25LD256C Memory With 100 MHz DualOutput SPI Bus Interface Memory With 100 MHz Dual-Output SPI Bus Interface • Low Power Consumption |
Original |
Pm25LD256C: 256Kbit) -256Kb 32KByte 256Kbit Pm25C Pm25LD256C Pm25LD | |
Pm25LD
Abstract: SI1001
|
Original |
Pm25LD025C: 256Kbit) -256Kb 32KByte 256Kbit Pm259 Pm25LD025C Pm25LD SI1001 | |
AC324
Abstract: I2C Peripherals Serial communication I2C in AGLP125V2-CS289 Actel igloo
|
Original |
AC324 AC324 I2C Peripherals Serial communication I2C in AGLP125V2-CS289 Actel igloo | |
|
Contextual Info: PI7C9X760B I2C-bus/SPI to UART Bridge Controller w/ 64 bytes of TX/RX FIFOs Features ÎÎSingle channel full-duplex UART SPI interface ÎÎSupport I2C-bus or SPI interface ÎÎSupport 20 Mbit/s maximum SPI clock speed ÎÎ64 bytes FIFO transmitter and receiver |
Original |
PI7C9X760B 16C450 16Mbit/s PI7C9X760B PD-2100 PI7C9X760BBLE 16-Contact, PI7C9X760ABLE 24-Contact, | |
|
|
|||
atmel 25xxx
Abstract: AVR320 25XXX AT25010 AT90S1200 eeprom At25xxx spi master
|
Original |
AVR320: 16-bit AT25xxx atmel 25xxx AVR320 25XXX AT25010 AT90S1200 eeprom At25xxx spi master | |
AVR320: Software SPI Master
Abstract: SCK 104 eeprom At25xxx At25xxx 1108C 25XXX AT25010 AT90S1200 AVR320 EEPROM 25xxx
|
Original |
AVR320: 444Kb/S 16-bit AT25xxx 1108C AVR320: Software SPI Master SCK 104 eeprom At25xxx 25XXX AT25010 AT90S1200 AVR320 EEPROM 25xxx | |
|
Contextual Info: SS8219 Ultra320 Multi-mode LVD/SE SCSI Terminator Features General Description Auto-selectable multi-mode single-ended or LVD termination Meets SCSI-1, SCSI-2, SCSI-3 SPI Ultra Fast-20 , Ultra 2 (SPI-2 LVD), Ultra160 (SPI-3 LVD) and Ultra320 (SPI-4 LVD) standards |
Original |
SS8219 Ultra320 Fast-20) Ultra160 Ultra320 SS8219 | |
HT66F40Contextual Info: Using the SIM SPI Function in the HT66F40 Using the SIM SPI Function in the HT66F40 D/N:HA0199E Introduction The HT66F40 includes an internal Serial Interface Function within which is contained both an SPI and I2C interface types. The following description depicts a way of using the SPI |
Original |
HT66F40 D/NHA0199E HT66F40 | |
|
Contextual Info: PI7C9X1170B I2C-bus/SPI to UART Bridge Controller w/ 64 bytes of TX/RX FIFOs Features ÎÎSingle channel full-duplex UART SPI interface ÎÎSupport I2C-bus or SPI interface ÎÎPI7C9X1170B supports 20 Mbit/s maximum SPI clock speed ÎÎ64 bytes FIFO transmitter and receiver |
Original |
PI7C9X1170B PI7C9X1170B 16C450 16Mbit/s PD-2100 PI7C9X1170BBLE 16-Contact, PI7C9X1170ABLE | |
HT45R37
Abstract: HT66F40
|
Original |
HT45R37 D/NHA0202E HT66F40 | |
HT66F40
Abstract: HT45R37 SCSB HT66F40.inc
|
Original |
HT45R37 D/NHA0204E HT66F40 SCSB HT66F40.inc | |
NII51011-7Contextual Info: 9. SPI Core NII51011-7.1.0 Core Overview SPI is an industry-standard serial protocol commonly used in embedded systems to connect microprocessors to a variety of off-chip sensor, conversion, memory, and control devices. The SPI core with Avalon interface implements the SPI protocol and provides an Avalon MemoryMapped Avalon-MM interface on the back end. |
Original |
NII51011-7 24-bit | |
atmega128 USART C code examples
Abstract: AVR317 atmega128 SPI code example atmega128 usart code example 2577a STK500
|
Original |
AVR317: Atmega48. 577A-AVR-09/04 atmega128 USART C code examples AVR317 atmega128 SPI code example atmega128 usart code example 2577a STK500 | |
|
Contextual Info: IS25CD025 256Kbit Single Operating Voltage Serial Flash Memory With 100 MHz Dual-Output SPI Bus Interface Output SPI Bus Interface FEATURES Memory With 100 MHz DualBus Interface Memory With 100 MHz • Low Power Consumption •Output Single SPI Power Supply |
Original |
IS25CD025 256Kbit IS25CD025: 256Kbit) -256Kb 32KByte IS25CD025-JNLE IS25CD025-JDLE | |