AN-300
Abstract: FM25040 FM25160
Contextual Info: AN-300 SPI Bus Compatibility FM25160 16Kb SPI FRAM Overview The FM25160 uses an industry standard SPI interface. When comparing the FM25160 with 16Kb SPI EEPROMs, users may notice two minor operating differences. First, the SPI bus protocol includes 4 modes which may be selected by the
|
Original
|
an-300fm25160fm2504016-bit |
PDF
|
EDGE22
Abstract: FM25040 FM25160
Contextual Info: Application Note SPI Bus Compatibility FM25160 16Kb SPI FRAM Overview The FM25160 uses an industry standard SPI interface. When comparing the FM25160 with 16Kb SPI EEPROMs, users may notice two minor operating differences. First, the SPI bus protocol includes 4 modes which may be selected by the
|
Original
|
fm25160fm2504016-bitedge22 |
PDF
|
DATASHEET OF SPI protocol
Abstract: FM25040 FM25160
Contextual Info: Application Note SPI Bus Compatibility FM25160 16Kb SPI FRAM Overview The FM25160 uses an industry standard SPI interface. When comparing the FM25160 with 16Kb SPI EEPROMs, users may notice two minor operating differences. First, the SPI bus protocol includes 4 modes which may be selected by the
|
Original
|
fm25160fm2504016-bitdatasheet of spi protocol |
PDF
|
JTAG MODULE SPI
Abstract: spi flash parallel port TSOP 28 SPI memory Package flash 88P8341
Contextual Info: SPI EXCHANGE SPI-3 TO SPI-4 Issue 1.0 FEATURES • Functionality - Low speed to high speed SPI exchange device - Logical port LP mapping (SPI-3 <-> SPI-4) tables per direction - Per LP configurable memory allocation - Maskable interrupts for fatal errors
|
Original
|
bh820-188p8341drw38jtag module spi+2spi flash parallel porttsop 28 spi memory package flash
|
PDF
|
IDT88P8344
Abstract: 88P8344
Contextual Info: SPI EXCHANGE 4 x SPI-3 TO SPI-4 Issue 1.0 FEATURES • Functionality - Low speed to high speed SPI exchange device - Logical port LP mapping (SPI-3 <-> SPI-4) tables per direction - Per LP configurable memory allocation - Maskable interrupts for fatal errors
|
Original
|
bh820-188p8344idt88p8344 |
PDF
|
TSOP 48 thermal resistance type1
Abstract: IDT88P8342 drw22
Contextual Info: SPI EXCHANGE 2 x SPI-3 TO SPI-4 Issue 1.0 FEATURES • Functionality - Low speed to high speed SPI exchange device - Logical port LP mapping (SPI-3 <-> SPI-4) tables per direction - Per LP configurable memory allocation - Maskable interrupts for fatal errors
|
Original
|
bh820-188p8342tsop 48 thermal resistance type1idt88p8342+1drw22
|
PDF
|
Tresos
Abstract: UM0565 SPI105 automotive ecu manual SPC563M SPI156 SPI DRIVER autosar autosar can driver
Contextual Info: UM0565 User manual SPC563M SPI driver Introduction This user manual describes the AUTOSAR serial peripheral interface SPI driver. AUTOSAR SPI driver configuration parameters and deviations from the specification are described in SPI driver chapter. AUTOSAR SPI driver requirements and APIs are described
|
Original
|
um0565spc563mtresosspi105+5automotive ecu manualspi156spi driverautosarautosar can driver
|
PDF
|
SC18IM700
Abstract: RS-232 to i2c converter sc18is602ipw I2C master controller uart i2c to RS-232 converter LCD 16PIN 4 SC18IS600 SC18IS600IPW SC18IS601 SC18IS602
Contextual Info: NXP I2C/SPI master bridges SC18IS600/601, SC18IS602/603, and SC18IM700 Connect I2C/SPI slave or UART to I2C/SPI master or GPIO These compact protocol converters create seamless, low-power, low-voltage interface connections, so they make it quick and easy to add I2C/SPI master and GPIO capability to
|
Original
|
sc18is600/601sc18is602/603sc18im700rs-232 to i2c converter+8sc18is602ipwi2c master controller uarti2c to rs-232 converterlcd 16pin 4sc18is600sc18is600ipwsc18is601sc18is602
|
PDF
|
|
Contextual Info: ispLever CORE TM Quad SPI-3 to SPI-4 Link Layer Bridge Core User’s Guide October 2005 ipug29_02.0 Quad SPI-3 to SPI-4 Link Layer Bridge Core User’s Guide Lattice Semiconductor Introduction Lattice’s Quad SPI-3 System Packet Interface Level 3 to SPI-4 (System Packet Interface Level 4) Bridge is an IP
|
Original
|
ipug29bs-2fe1036cspi-324l-o4-n1 |
PDF
|
M95512 diagram
Abstract: M95512-DR M95512-W M95512 M95512-R
Contextual Info: M95512-DR M95512-R M95512-W 512 Kbit serial SPI bus EEPROM with high-speed clock Features • Compatible with SPI bus serial interface Positive clock SPI modes : – M95512-W and M95512-R: standard SPI 512 Kbit EEPROM – M95512-DR: standard SPI 512 Kbit
|
Original
|
m95512-drm95512-rm95512-wm95512 diagram+1m95512
|
PDF
|
|
Contextual Info: M95512-DR M95512-R M95512-W 512 Kbit serial SPI bus EEPROM with high-speed clock Features • Compatible with SPI bus serial interface Positive clock SPI modes : – M95512-W and M95512-R: standard SPI 512 Kbit EEPROM – M95512-DR: standard SPI 512 Kbit
|
Original
|
m95512-drm95512-rm95512-w |
PDF
|
M95512
Abstract: M95512-DR M95512-R M95512-W
Contextual Info: M95512-DR M95512-R M95512-W 512 Kbit serial SPI bus EEPROM with high-speed clock Features • Compatible with SPI bus serial interface Positive clock SPI modes : – M95512-W and M95512-R: standard SPI 512 Kbit EEPROM – M95512-DR: standard SPI 512 Kbit
|
Original
|
m95512-drm95512-rm95512-wm95512 |
PDF
|
EEPROM ST M95256
Abstract: M95256-DR
Contextual Info: M95256-DR M95256 M95256-W M95256-R 256 Kbit serial SPI bus EEPROM with high-speed clock Features • Compatible with SPI bus serial interface positive clock SPI modes : – M95256, M95256-W and M95256-R: standard SPI 256 Kbit EEPROM – M95256-DR: standard SPI 256 Kbit
|
Original
|
m95256-drm95256m95256-wm95256-r+1eeprom st m95256
|
PDF
|
|
Contextual Info: RS232 & USB to SPI RS232/USB-SPI-N Bi-Directional Converter: RS232<->SPI or USB<->SPI The Big Deal • Allows Bi-Directional communication between USB or RS232 to SPI • Easy-to-use, quick-loading GUI and API objects for programmers - compatible with 32/64 Bit operating systems
|
Original
|
rs232rs232/usb-spi-nlk1579330kbit/sec |
PDF
|
|
|
0123F POWER SUPPLY
Abstract: 0880E 0830B mcu 08300 0080D 0847f fcbg AA23 AC25 IDT7172604
Contextual Info: IDT88K8483 SPI-4 Exchange Document Issue 1.0 Description Features Functionality – Multiplexes logical ports LPs from SPI-4A and SPI-4B to SPI4M – Optionally converts between interleaved packet transfers and whole packet transfers per logical port – Data redirection per LP between SPI-4A, SPI-4B and 10G
|
Original
|
idt88k8483idt88k8483briidt88k8483bliidt88k8484+100123f power supply0880e0830bmcu 083000080d0847ffcbgaa23ac25idt7172604
|
PDF
|
NII51011-7
Contextual Info: 9. SPI Core NII51011-7.1.0 Core Overview SPI is an industry-standard serial protocol commonly used in embedded systems to connect microprocessors to a variety of off-chip sensor, conversion, memory, and control devices. The SPI core with Avalon interface implements the SPI protocol and provides an Avalon MemoryMapped Avalon-MM interface on the back end.
|
Original
|
nii51011-724-bit |
PDF
|
VA800A-SPI
Abstract: VM800B VM800C
Contextual Info: Datasheet USB 2.0 HI-SPEED TO SPI MPSSE MODULE Version 1.0 Document Reference No.: FT_000882 Clearance No.: FTDI #354 FTDI Chip VA800A-SPI USB 2.0 Hi-Speed to MPSSE SPI Module 1. Introduction 1.1 Features • The USB2.0 Hi-Speed to MPSSE SPI Module, VA800A-SPI, is a small electronic circuit board,
|
Original
|
va800a-spift232hvm800bvm800c+3ft800480mbits/second12mbits/second
|
PDF
|
TSX 07 software
Abstract: DPRAM Quad SPI MPC860 ORSPI4-2FE1036C SPI-324P-O4-N1 OIF-SPI4-02
Contextual Info: Quad SPI-3 to SPI-4 PHY Layer Bridge Core April 2004 IP Data Sheet Features – Configurable through the MicroProcessor Interface MPI ORCA 4 System Bus – Programmable parity type on SPI-3 bus • Complete Quad SPI-3 to SPI-4 PHY Layer Bridge Solution Based on the ORCA
|
Original
|
oif-spi3-01orspi4-2fe1036cspi-324p-o4-n1tsx 07 software+4dpramquad spimpc860oif-spi4-02
|
PDF
|
sck 082
Abstract: AN802 APP802 MAX5154 MAX7651 MAX7652 CAN protocol basics mosi CS 8-02
Contextual Info: Maxim > App Notes > A/D and D/A CONVERSION/SAMPLING CIRCUITS INTERFACE CIRCUITS Keywords: SPI, SPI interface, SCK, MOSI, MISO, CS, I/O ports, bit banging, SPI peripheral. Sep 17, 2001 APPLICATION NOTE 802 Interfacing SPI Peripherals to the MAX7651 Processor
|
Original
|
max765112-bit125khz12mhz+9com/an802max5154sck 082an802app802max7652can protocol basicsmosics 8-02
|
PDF
|
MAX730
Abstract: 74HC125 SN74AHC1G125 MAX7317 daisy-chained MAX7301 M68HC11 MAX4595 MAX6852 MAX6950 MAX6952
Contextual Info: Maxim > App Notes > AUTOMOTIVE DISPLAY DRIVERS Keywords: SPI, serial interface, display drivers, 3-wire, tri-state, daisy-chain, cascade, QSPI, LED drivers, GPIO, I/O expanders, SPI devices Feb 10, 2003 APPLICATION NOTE 1879 Using Maxim SPI-compatible Display Drivers with other SPI
|
Original
|
max6950max6951max6952max6954+11max6957max7221max6850max6852max73074hc125sn74ahc1g125max7317 daisy-chainedmax7301m68hc11max4595
|
PDF
|
ISL224x4
Abstract: Master sequence device AN1340 ISL22424 SPI protocol
Contextual Info: SPI Protocol and Bus Configuration of Multiple DCPs Application Note The Serial Peripheral Interface SPI is one of the widely accepted communication interfaces implemented in Intersil’s Digitally Controlled Potentiometers (DCP) portfolio. Developed by Motorola, the SPI protocol became a standard
|
Original
|
an1340isl224x4master sequence deviceisl22424+1spi protocol
|
PDF
|
xc6vlx130t-ff1156
Abstract: XILINX ipic axi
Contextual Info: LogiCORE IP AXI Serial Peripheral Interface AXI SPI (v1.02.a) DS742 January 18, 2012 Product Specification Introduction LogiCORE IP Facts The AXI Serial Peripheral Interface (SPI) connects to the Advanced eXtensible Interface (AXI4). This core provides a serial interface to SPI devices such as SPI
|
Original
|
ds742m68hc1132-bitxc6vlx130t-ff1156+1xilinx ipic axi
|
PDF
|
AC324
Abstract: I2C Peripherals Serial communication I2C in AGLP125V2-CS289 Actel igloo
Contextual Info: Application Note AC324 SPI-to-I2C Interface Design Example Contents Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . I2C and SPI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
|
Original
|
ac324i2c peripheralsserial communication i2c inaglp125v2-cs289+1actel igloo
|
PDF
|
25LC160
Abstract: DS464 M68HC11 MPC8260 M68HC11 reference manual ml300 ucf
Contextual Info: OPB Serial Peripheral Interface SPI (v1.00e) DS464 July 21, 2006 Product Specification 0 0 Introduction LogiCORE Facts The Xilinx OPB Serial Peripheral Interface (SPI) connects to the OPB and provides the controller interface to any SPI device such as SPI EEPROMs. It is
|
Original
|
ds464m68hc11m68hc11-revmpc8260+325lc160m68hc11 reference manualml300 ucf
|
PDF
|